Home
last modified time | relevance | path

Searched refs:scg_enable_pll_pfd (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-imx/mx7ulp/
A Dclock.c309 scg_enable_pll_pfd(SCG_APLL_PFD1_CLK, 35); in clock_init()
310 scg_enable_pll_pfd(SCG_APLL_PFD2_CLK, 28); in clock_init()
311 scg_enable_pll_pfd(SCG_APLL_PFD3_CLK, 12); in clock_init()
A Dscg.c631 int scg_enable_pll_pfd(enum scg_clk clk, u32 frac) in scg_enable_pll_pfd() function
1069 scg_enable_pll_pfd(SCG_SPLL_PFD0_CLK, 19); in scg_a7_init_core_clk()
/u-boot/arch/arm/include/asm/arch-mx7ulp/
A Dscg.h325 int scg_enable_pll_pfd(enum scg_clk clk, u32 frac);

Completed in 6 milliseconds