Searched refs:sdram_cfg_2 (Results 1 – 13 of 13) sorted by relevance
| /u-boot/board/freescale/ls1021atsn/ |
| A D | ls1021atsn.c | 48 out_be32(&ddr->sdram_cfg_2, in ddrmc_init()
59 out_be32(&ddr->sdram_cfg_2, DDR_SDRAM_CFG_2); in ddrmc_init()
89 temp_sdram_cfg = in_be32(&ddr->sdram_cfg_2); in ddrmc_init()
91 out_be32(&ddr->sdram_cfg_2, temp_sdram_cfg); in ddrmc_init()
103 temp_sdram_cfg = in_be32(&ddr->sdram_cfg_2); in ddrmc_init()
105 out_be32(&ddr->sdram_cfg_2, temp_sdram_cfg); in ddrmc_init()
|
| /u-boot/drivers/ddr/fsl/ |
| A D | mpc85xx_ddr_gen3.c | 163 out_be32(&ddr->sdram_cfg_2, in fsl_ddr_set_memctl_regs()
174 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
343 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
368 out_be32(&ddr->sdram_cfg_2, val32); in fsl_ddr_set_memctl_regs()
418 setbits_be32(&ddr->sdram_cfg_2, SDRAM_CFG2_D_INIT); in fsl_ddr_set_memctl_regs()
420 in_be32(&ddr->sdram_cfg_2)); in fsl_ddr_set_memctl_regs()
440 setbits_be32(&ddr->sdram_cfg_2, SDRAM_CFG2_FRC_SR); in fsl_ddr_set_memctl_regs()
506 in_be32(&ddr->sdram_cfg_2)); in fsl_ddr_set_memctl_regs()
538 setbits_be32(&ddr->sdram_cfg_2, in fsl_ddr_set_memctl_regs()
556 setbits_be32(&ddr->sdram_cfg_2, in fsl_ddr_set_memctl_regs()
[all …]
|
| A D | arm_ddr_gen3.c | 131 ddr_out32(&ddr->sdram_cfg_2, in fsl_ddr_set_memctl_regs()
142 ddr_out32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
188 temp_sdram_cfg = ddr_in32(&ddr->sdram_cfg_2); in fsl_ddr_set_memctl_regs()
190 ddr_out32(&ddr->sdram_cfg_2, temp_sdram_cfg); in fsl_ddr_set_memctl_regs()
233 while ((ddr_in32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
244 temp_sdram_cfg = ddr_in32(&ddr->sdram_cfg_2); in fsl_ddr_set_memctl_regs()
246 ddr_out32(&ddr->sdram_cfg_2, temp_sdram_cfg); in fsl_ddr_set_memctl_regs()
|
| A D | fsl_ddr_gen4.c | 229 ddr_out32(&ddr->sdram_cfg_2, in fsl_ddr_set_memctl_regs()
240 ddr_out32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
293 ddr_out32(&ddr->sdram_cfg_2, in fsl_ddr_set_memctl_regs()
343 temp32 = ddr_in32(&ddr->sdram_cfg_2); in fsl_ddr_set_memctl_regs()
345 ddr_out32(&ddr->sdram_cfg_2, temp32); in fsl_ddr_set_memctl_regs()
446 ddr_out32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
465 val32 = ddr_in32(&ddr->sdram_cfg_2) | 0x800; /* DDR_SLOW */ in fsl_ddr_set_memctl_regs()
466 ddr_out32(&ddr->sdram_cfg_2, val32); in fsl_ddr_set_memctl_regs()
521 while ((ddr_in32(&ddr->sdram_cfg_2) & SDRAM_CFG2_D_INIT) && in fsl_ddr_set_memctl_regs()
552 temp32 = ddr_in32(&ddr->sdram_cfg_2); in fsl_ddr_set_memctl_regs()
[all …]
|
| A D | mpc86xx_ddr.c | 57 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
81 while (in_be32(&ddr->sdram_cfg_2) & 0x10) { in fsl_ddr_set_memctl_regs()
|
| A D | mpc85xx_ddr_gen2.c | 71 out_be32(&ddr->sdram_cfg_2, regs->ddr_sdram_cfg_2); in fsl_ddr_set_memctl_regs()
91 while (in_be32(&ddr->sdram_cfg_2) & 0x10) { in fsl_ddr_set_memctl_regs()
|
| /u-boot/board/freescale/ls1021atwr/ |
| A D | ls1021atwr.c | 164 out_be32(&ddr->sdram_cfg_2, in ddrmc_init()
175 out_be32(&ddr->sdram_cfg_2, DDR_SDRAM_CFG_2); in ddrmc_init()
205 temp_sdram_cfg = in_be32(&ddr->sdram_cfg_2); in ddrmc_init()
207 out_be32(&ddr->sdram_cfg_2, temp_sdram_cfg); in ddrmc_init()
219 temp_sdram_cfg = in_be32(&ddr->sdram_cfg_2); in ddrmc_init()
221 out_be32(&ddr->sdram_cfg_2, temp_sdram_cfg); in ddrmc_init()
|
| /u-boot/board/sbc8641d/ |
| A D | sbc8641d.c | 118 ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CFG_2; in fixed_sdram()
149 ddr->sdram_cfg_2 = CONFIG_SYS_DDR2_CFG_2; in fixed_sdram()
|
| /u-boot/board/socrates/ |
| A D | sdram.c | 44 ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONFIG_2; in fixed_sdram()
|
| /u-boot/board/sbc8548/ |
| A D | ddr.c | 111 out_be32(&ddr->sdram_cfg_2, 0x24401000); in fixed_sdram()
|
| /u-boot/board/freescale/ls1021aiot/ |
| A D | ls1021aiot.c | 68 out_be32(&ddr->sdram_cfg_2, DDR_SDRAM_CFG_2); in ddrmc_init()
|
| /u-boot/arch/arm/cpu/armv7/ls102xa/ |
| A D | ls102xa_psci.c | 130 setbits_be32(&ddr->sdram_cfg_2, 0x80000000); in ls1_start_fsm()
|
| /u-boot/include/ |
| A D | fsl_immap.h | 38 u32 sdram_cfg_2; /* SDRAM Control Configuration 2 */ member
|
Completed in 23 milliseconds