Searched refs:skew (Results 1 – 25 of 68) sorted by relevance
123
/u-boot/arch/arm/dts/ |
A D | imx6dl-mba6.dtsi | 6 rxdv-skew-ps = <180>; 7 txen-skew-ps = <0>; 8 rxd3-skew-ps = <180>; 9 rxd2-skew-ps = <180>; 10 rxd1-skew-ps = <180>; 11 rxd0-skew-ps = <180>; 12 txd3-skew-ps = <120>; 13 txd2-skew-ps = <0>; 14 txd1-skew-ps = <300>; 15 txd0-skew-ps = <120>; [all …]
|
A D | imx6q-mba6.dtsi | 6 rxdv-skew-ps = <180>; 7 txen-skew-ps = <120>; 8 rxd3-skew-ps = <180>; 9 rxd2-skew-ps = <180>; 10 rxd1-skew-ps = <180>; 11 rxd0-skew-ps = <180>; 12 txd3-skew-ps = <120>; 13 txd2-skew-ps = <0>; 14 txd1-skew-ps = <180>; 15 txd0-skew-ps = <360>; [all …]
|
A D | sama5d3xcm.dtsi | 47 txen-skew-ps = <480>; 48 txc-skew-ps = <1800>; 49 rxdv-skew-ps = <240>; 50 rxc-skew-ps = <1800>; 51 rxd0-skew-ps = <240>; 52 rxd1-skew-ps = <240>; 53 rxd2-skew-ps = <240>; 54 rxd3-skew-ps = <240>; 61 txen-skew-ps = <480>; 62 txc-skew-ps = <1800>; [all …]
|
A D | socfpga_cyclone5_de0_nano_soc.dts | 48 txd0-skew-ps = <0>; /* -420ps */ 49 txd1-skew-ps = <0>; /* -420ps */ 50 txd2-skew-ps = <0>; /* -420ps */ 51 txd3-skew-ps = <0>; /* -420ps */ 52 rxd0-skew-ps = <420>; /* 0ps */ 53 rxd1-skew-ps = <420>; /* 0ps */ 54 rxd2-skew-ps = <420>; /* 0ps */ 55 rxd3-skew-ps = <420>; /* 0ps */ 56 txen-skew-ps = <0>; /* -420ps */ 57 txc-skew-ps = <1860>; /* 960ps */ [all …]
|
A D | sama5d3xcm_cmp.dtsi | 46 txen-skew-ps = <480>; 47 txc-skew-ps = <1800>; 48 rxdv-skew-ps = <240>; 49 rxc-skew-ps = <1800>; 50 rxd0-skew-ps = <240>; 51 rxd1-skew-ps = <240>; 52 rxd2-skew-ps = <240>; 53 rxd3-skew-ps = <240>; 60 txen-skew-ps = <480>; 61 txc-skew-ps = <1800>; [all …]
|
A D | socfpga_stratix10_socdk.dts | 68 txd0-skew-ps = <0>; /* -420ps */ 69 txd1-skew-ps = <0>; /* -420ps */ 70 txd2-skew-ps = <0>; /* -420ps */ 71 txd3-skew-ps = <0>; /* -420ps */ 72 rxd0-skew-ps = <420>; /* 0ps */ 73 rxd1-skew-ps = <420>; /* 0ps */ 74 rxd2-skew-ps = <420>; /* 0ps */ 75 rxd3-skew-ps = <420>; /* 0ps */ 76 txen-skew-ps = <0>; /* -420ps */ 77 txc-skew-ps = <900>; /* 0ps */ [all …]
|
A D | socfpga_arria10_socdk.dtsi | 78 * range from a negative skew to a positive skew. 81 txd0-skew-ps = <0>; /* -420ps */ 82 txd1-skew-ps = <0>; /* -420ps */ 83 txd2-skew-ps = <0>; /* -420ps */ 84 txd3-skew-ps = <0>; /* -420ps */ 85 rxd0-skew-ps = <420>; /* 0ps */ 86 rxd1-skew-ps = <420>; /* 0ps */ 87 rxd2-skew-ps = <420>; /* 0ps */ 88 rxd3-skew-ps = <420>; /* 0ps */ 89 txen-skew-ps = <0>; /* -420ps */ [all …]
|
A D | socfpga_cyclone5_de10_nano.dts | 36 rxd0-skew-ps = <420>; 37 rxd1-skew-ps = <420>; 38 rxd2-skew-ps = <420>; 39 rxd3-skew-ps = <420>; 40 txen-skew-ps = <0>; 41 txc-skew-ps = <1860>; 42 rxdv-skew-ps = <420>; 43 rxc-skew-ps = <1680>;
|
A D | socfpga_cyclone5_de1_soc.dts | 34 rxd0-skew-ps = <420>; 35 rxd1-skew-ps = <420>; 36 rxd2-skew-ps = <420>; 37 rxd3-skew-ps = <420>; 38 txen-skew-ps = <0>; 39 txc-skew-ps = <1860>; 40 rxdv-skew-ps = <420>; 41 rxc-skew-ps = <1680>;
|
A D | socfpga_agilex_socdk.dts | 72 txd0-skew-ps = <0>; /* -420ps */ 73 txd1-skew-ps = <0>; /* -420ps */ 74 txd2-skew-ps = <0>; /* -420ps */ 75 txd3-skew-ps = <0>; /* -420ps */ 76 rxd0-skew-ps = <420>; /* 0ps */ 77 rxd1-skew-ps = <420>; /* 0ps */ 78 rxd2-skew-ps = <420>; /* 0ps */ 79 rxd3-skew-ps = <420>; /* 0ps */ 80 txen-skew-ps = <0>; /* -420ps */ 81 txc-skew-ps = <900>; /* 0ps */ [all …]
|
A D | zynqmp-zcu1275-revB.dts | 51 rxc-skew-ps = <1800>; /* Skew control of RX_CLK pad output */ 53 txen-skew-ps = <900>; /* Skew control of TX_CTL pad input */ 54 rxdv-skew-ps = <0>; /* Skew control of RX_CTL pad output */ 55 rxd0-skew-ps = <0>; /* Skew control of RXD0 pad output */ 56 rxd1-skew-ps = <0>; /* Skew control of RXD1 pad output */ 57 rxd2-skew-ps = <0>; /* Skew control of RXD2 pad output */ 58 rxd3-skew-ps = <0>; /* Skew control of RXD3 pad output */ 59 txd0-skew-ps = <900>; /* Skew control of TXD0 pad input */ 60 txd1-skew-ps = <900>; /* Skew control of TXD1 pad input */ 61 txd2-skew-ps = <900>; /* Skew control of TXD2 pad input */ [all …]
|
A D | socfpga_cyclone5_is1.dts | 41 rxd0-skew-ps = <0>; 42 rxd1-skew-ps = <0>; 43 rxd2-skew-ps = <0>; 44 rxd3-skew-ps = <0>; 45 txen-skew-ps = <0>; 46 txc-skew-ps = <1560>; 47 rxdv-skew-ps = <0>; 48 rxc-skew-ps = <1200>;
|
A D | socfpga_cyclone5_vining_fpga.dts | 88 rxd0-skew-ps = <0>; 89 rxd1-skew-ps = <0>; 90 rxd2-skew-ps = <0>; 91 rxd3-skew-ps = <0>; 92 txd0-skew-ps = <0>; 93 txd1-skew-ps = <0>; 94 txd2-skew-ps = <0>; 95 txd3-skew-ps = <0>; 96 txen-skew-ps = <0>; 97 txc-skew-ps = <1860>; [all …]
|
A D | socfpga_arria5_socdk.dts | 65 rxd0-skew-ps = <0>; 66 rxd1-skew-ps = <0>; 67 rxd2-skew-ps = <0>; 68 rxd3-skew-ps = <0>; 69 txen-skew-ps = <0>; 70 txc-skew-ps = <1560>; 71 rxdv-skew-ps = <0>; 72 rxc-skew-ps = <1200>;
|
A D | socfpga_cyclone5_socdk.dts | 69 rxd0-skew-ps = <0>; 70 rxd1-skew-ps = <0>; 71 rxd2-skew-ps = <0>; 72 rxd3-skew-ps = <0>; 73 txen-skew-ps = <0>; 74 txc-skew-ps = <1560>; 75 rxdv-skew-ps = <0>; 76 rxc-skew-ps = <1200>;
|
A D | socfpga_cyclone5_sockit.dts | 126 rxd0-skew-ps = <0>; 127 rxd1-skew-ps = <0>; 128 rxd2-skew-ps = <0>; 129 rxd3-skew-ps = <0>; 130 txen-skew-ps = <0>; 131 txc-skew-ps = <1560>; 132 rxdv-skew-ps = <0>; 133 rxc-skew-ps = <1200>;
|
A D | zynqmp-zcu1285-revA.dts | 232 rxc-skew-ps = <1800>; /* Skew control of RX_CLK pad output */ 234 txen-skew-ps = <900>; /* Skew control of TX_CTL pad input */ 235 rxdv-skew-ps = <0>; /* Skew control of RX_CTL pad output */ 236 rxd0-skew-ps = <0>; /* Skew control of RXD0 pad output */ 237 rxd1-skew-ps = <0>; /* Skew control of RXD1 pad output */ 238 rxd2-skew-ps = <0>; /* Skew control of RXD2 pad output */ 239 rxd3-skew-ps = <0>; /* Skew control of RXD3 pad output */ 240 txd0-skew-ps = <900>; /* Skew control of TXD0 pad input */ 241 txd1-skew-ps = <900>; /* Skew control of TXD1 pad input */ 242 txd2-skew-ps = <900>; /* Skew control of TXD2 pad input */ [all …]
|
A D | imx6qdl-sabrelite.dtsi | 260 rxc-skew-ps = <3000>; 261 rxd0-skew-ps = <0>; 262 rxd1-skew-ps = <0>; 263 rxd2-skew-ps = <0>; 264 rxd3-skew-ps = <0>; 265 rxdv-skew-ps = <0>; 268 txd0-skew-ps = <0>; 269 txd1-skew-ps = <0>; 270 txd2-skew-ps = <0>; 271 txd3-skew-ps = <0>; [all …]
|
A D | imx6q-mccmon6.dts | 56 rxc-skew-ps = <1860>; 57 txc-skew-ps = <1860>; 58 txen-skew-ps = <900>; 59 rxdv-skew-ps = <900>; 60 rxd0-skew-ps = <180>; 61 rxd1-skew-ps = <180>; 62 rxd2-skew-ps = <180>; 63 rxd3-skew-ps = <180>; 64 txd0-skew-ps = <120>; 65 txd1-skew-ps = <300>; [all …]
|
A D | imx6qdl-icore-rqs.dtsi | 174 rxc-skew-ps = <1140>; 175 txc-skew-ps = <1140>; 176 txen-skew-ps = <600>; 177 rxdv-skew-ps = <240>; 178 rxd0-skew-ps = <420>; 179 rxd1-skew-ps = <600>; 180 rxd2-skew-ps = <420>; 181 rxd3-skew-ps = <240>; 182 txd0-skew-ps = <60>; 183 txd1-skew-ps = <60>; [all …]
|
A D | imx6q-novena.dts | 231 rxc-skew-ps = <3000>; 232 rxdv-skew-ps = <0>; 233 txc-skew-ps = <3000>; 234 txen-skew-ps = <0>; 235 rxd0-skew-ps = <0>; 236 rxd1-skew-ps = <0>; 237 rxd2-skew-ps = <0>; 238 rxd3-skew-ps = <0>; 239 txd0-skew-ps = <3000>; 240 txd1-skew-ps = <3000>; [all …]
|
A D | imx6qdl-aristainetos2-common.dtsi | 334 txd0-skew-ps = <0>; 335 txd1-skew-ps = <0>; 336 txd2-skew-ps = <0>; 337 txd3-skew-ps = <0>;
|
/u-boot/doc/device-tree-bindings/net/ |
A D | micrel-ksz90x1.txt | 71 The following 5-bit values table apply to rxc-skew-ps and txc-skew-ps. 108 The following 4-bit values table apply to the txdX-skew-ps, rxdX-skew-ps 109 data pads, and the rxdv-skew-ps, txen-skew-ps control pads. 154 rxc-skew-ps = <1800>; 155 rxdv-skew-ps = <0>; 156 txc-skew-ps = <1800>; 157 txen-skew-ps = <0>; 164 rxc-skew-ps = <1800>; 165 rxdv-skew-ps = <0>; 166 txc-skew-ps = <1800>; [all …]
|
/u-boot/drivers/ram/rockchip/ |
A D | sdram_phy_px30.c | 172 struct ddr_phy_regs *phy_regs, struct ddr_phy_skew *skew, in phy_cfg() argument 201 &skew->a0_a1_skew[0], 15 * 4); in phy_cfg() 203 &skew->cs0_dm0_skew[0], 44 * 4); in phy_cfg() 205 &skew->cs1_dm0_skew[0], 44 * 4); in phy_cfg()
|
/u-boot/arch/arm/include/asm/arch-rockchip/ |
A D | sdram_phy_px30.h | 62 struct ddr_phy_regs *phy_regs, struct ddr_phy_skew *skew,
|
Completed in 34 milliseconds
123