Searched refs:tWR (Results 1 – 12 of 12) sorted by relevance
| /u-boot/arch/arm/mach-omap2/omap4/ |
| A D | emif.c | 28 .tWR = 15,
52 .tWR = 15,
81 .tWR = 3,
|
| A D | sdram_elpida.c | 196 .tWR = 15,
219 .tWR = 15,
242 .tWR = 15,
264 .tWR = 3,
|
| /u-boot/arch/arm/dts/ |
| A D | elpida_ecb240abacn.dtsi | 14 tWR-min-tck = <3>;
30 tWR = <15000>;
52 tWR = <15000>;
|
| /u-boot/arch/arm/mach-omap2/omap5/ |
| A D | emif.c | 30 .tWR = 15,
59 .tWR = 3,
|
| A D | sdram.c | 618 .tWR = 15,
640 .tWR = 3,
|
| /u-boot/arch/arm/mach-sunxi/ |
| A D | dram_sun9i.c | 125 u32 tWR; /* in nCK */ member
388 const u32 tWR = NS2CYCLES_FLOOR(para->tWR); in mctl_channel_init() local
462 mr[0] = DDR3_MR0_PPD_FAST_EXIT | DDR3_MR0_WR(tWR) | in mctl_channel_init()
898 .tWR = 15, in sunxi_dram_init()
|
| /u-boot/board/tbs/tbs2910/ |
| A D | tbs2910.cfg | 81 /* tRCD=6+1,tRP=6+1,tRC=0x1a+1,tRAS=0x13+1,tRPA=tRP+1,tWR=7+1,tMRD=0xb+1,tCWL=4+2 */
|
| /u-boot/arch/arm/include/asm/ |
| A D | emif.h | 1143 u8 tWR; member
1172 u32 tWR; member
|
| /u-boot/board/buffalo/lsxl/ |
| A D | kwbimage-lschl.cfg | 58 # bit15-12: 4, 5 cyle tWR
|
| A D | kwbimage-lsxhl.cfg | 58 # bit15-12: 5, 6 cyle tWR
|
| /u-boot/board/d-link/dns325/ |
| A D | kwbimage.cfg | 55 # bit15-12: 5, 6 cyle tWR
|
| /u-boot/arch/arm/mach-omap2/ |
| A D | emif-common.c | 720 val = max(min_tck->tWR, ns_2_cycles(timings->tWR)) - 1; in get_sdram_tim_1_reg()
|
Completed in 23 milliseconds