Home
last modified time | relevance | path

Searched refs:tWTR (Results 1 – 12 of 12) sorted by relevance

/u-boot/arch/arm/dts/
A Delpida_ecb240abacn.dtsi17 tWTR-min-tck = <2>;
33 tWTR = <7500>;
55 tWTR = <10000>;
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun9i.c124 struct dram_sun9i_timing tWTR; member
387 const u32 tWTR = MAX(para->tWTR.ck, PS2CYCLES_ROUNDUP(para->tWTR.ps)); in mctl_channel_init() local
520 #define WR2PRE (MCTL_BL/2 + CWL + tWTR) in mctl_channel_init()
522 #define WR2RD (MCTL_BL/2 + CWL + tWTR) in mctl_channel_init()
644 (tRCD << 12) | (tRP << 8) | (tWTR << 4) | (tRTP << 0), in mctl_channel_init()
897 .tWTR = { .ck = 4, .ps = 7500 }, in sunxi_dram_init()
/u-boot/arch/arm/mach-omap2/omap5/
A Demif.c62 .tWTR = 2,
A Dsdram.c643 .tWTR = 2,
/u-boot/arch/arm/mach-omap2/omap4/
A Demif.c84 .tWTR = 2,
A Dsdram_elpida.c267 .tWTR = 2,
/u-boot/board/tbs/tbs2910/
A Dtbs2910.cfg83 /* tDLLK=0x1ff+1,tRTP=3+1,tWTR=3+1,tRRD=3+1 */
/u-boot/board/buffalo/lsxl/
A Dkwbimage-lschl.cfg59 # bit19-16: 2, 3 cyle tWTR
A Dkwbimage-lsxhl.cfg59 # bit19-16: 2, 3 cyle tWTR
/u-boot/board/d-link/dns325/
A Dkwbimage.cfg56 # bit19-16: 2, 3 cyle tWTR
/u-boot/arch/arm/include/asm/
A Demif.h1175 u32 tWTR; member
/u-boot/arch/arm/mach-omap2/
A Demif-common.c703 val = max(min_tck->tWTR, ns_x2_2_cycles(timings->tWTRx2)) - 1; in get_sdram_tim_1_reg()

Completed in 18 milliseconds