Home
last modified time | relevance | path

Searched refs:t_ras (Results 1 – 4 of 4) sorted by relevance

/u-boot/arch/arm/mach-lpc32xx/
A Ddram.c43 writel((ck / dram->tras) & 0x0000000F, &emc->t_ras); in ddr_init()
/u-boot/arch/arm/mach-keystone/
A Dddr3_spd.c108 u32 t_ras; member
224 spd->t_ras = (((buf->tras_trc_ext & 0x0f) << 8 | buf->tras_min_lsb) * in ddrtimingcalculation()
328 (spd->t_ras & 0x3f) << 16 | (spd->t_rcd & 0xf) << 12 | in init_ddr3param()
379 ((spd->t_ras - 1) & 0x7f) << 18 | in init_ddr3param()
/u-boot/arch/arm/include/asm/arch-lpc32xx/
A Demc.h22 u32 t_ras; /* Active to precharge command period */ member
/u-boot/drivers/ddr/marvell/a38x/
A Dddr3_training.c1627 u32 t_ckclk = 0, t_ras = 0; in ddr3_tip_set_timing() local
1674 t_ras = time_to_nclk(mv_ddr_speed_bin_timing_get(speed_bin_index, in ddr3_tip_set_timing()
1693 val = (((t_ras - 1) & SDRAM_TIMING_LOW_TRAS_MASK) << SDRAM_TIMING_LOW_TRAS_OFFS) | in ddr3_tip_set_timing()
1702 ((((t_ras - 1) >> 4) & SDRAM_TIMING_LOW_TRAS_HIGH_MASK) << SDRAM_TIMING_LOW_TRAS_HIGH_OFFS) | in ddr3_tip_set_timing()

Completed in 9 milliseconds