Searched refs:tcksrx (Results 1 – 19 of 19) sorted by relevance
/u-boot/arch/arm/mach-sunxi/dram_timings/ |
A D | h616_ddr3_1333.c | 40 u8 tcksrx = max(ns_to_t(10), 4); /* JEDEC: max(10 ns, 5nCK) */ in mctl_set_timing_params() local 65 writel((tcksrx << 24) | (tcksre << 16) | (tckesr << 8) | tcke, in mctl_set_timing_params()
|
A D | ddr3_1333.c | 28 u8 tcksrx = 5; in mctl_set_timing_params() local 69 writel(DRAMTMG5_TCKSRX(tcksrx) | DRAMTMG5_TCKSRE(tcksre) | in mctl_set_timing_params()
|
A D | lpddr3_stock.c | 28 u8 tcksrx = 5; in mctl_set_timing_params() local 65 writel(DRAMTMG5_TCKSRX(tcksrx) | DRAMTMG5_TCKSRE(tcksre) | in mctl_set_timing_params()
|
A D | ddr2_v3s.c | 28 u8 tcksrx = 5; in mctl_set_timing_params() local 66 writel(DRAMTMG5_TCKSRX(tcksrx) | DRAMTMG5_TCKSRE(tcksre) | in mctl_set_timing_params()
|
A D | h6_lpddr3.c | 55 u8 tcksrx = 5; in mctl_set_timing_params() local 95 writel((tcksrx << 24) | (tcksre << 16) | (tckesr << 8) | tcke, in mctl_set_timing_params()
|
A D | h6_ddr3_1333.c | 70 u8 tcksrx = max(ns_to_t(10), 5); /* JEDEC: max(10 ns, 5nCK) */ in mctl_set_timing_params() local 107 writel((tcksrx << 24) | (tcksre << 16) | (tckesr << 8) | tcke, in mctl_set_timing_params()
|
/u-boot/arch/arm/include/asm/arch-rockchip/ |
A D | sdram_rk3288.h | 64 u32 tcksrx; member
|
A D | sdram_rk3036.h | 65 u32 tcksrx; member 262 u32 tcksrx; member
|
A D | sdram_rk322x.h | 98 u32 tcksrx; member 224 u32 tcksrx; member
|
A D | ddr_rk3368.h | 75 u32 tcksrx; member
|
A D | ddr_rk3288.h | 66 u32 tcksrx; member
|
/u-boot/arch/arm/mach-sunxi/ |
A D | dram_sun8i_a33.c | 114 u8 tcksrx = 5; in auto_set_timing_para() local 150 reg_val = (tcksrx << 24) | (tcksre << 16) | (tckesr << 8) | (tcke << 0); in auto_set_timing_para()
|
A D | dram_sun8i_a83t.c | 114 u8 tcksrx = 5; in auto_set_timing_para() local 182 reg_val = (tcksrx << 24) | (tcksre << 16) | (tckesr << 8) | (tcke << 0); in auto_set_timing_para()
|
A D | dram_sun6i.c | 231 writel(MCTL_TCKSRX, &mctl_ctl->tcksrx); in mctl_channel_init()
|
/u-boot/arch/arm/mach-imx/mx6/ |
A D | ddr.c | 1046 u8 tcke, tcksrx, tcksre, trrd; in mx6_lpddr2_cfg() local 1099 tcksrx = tcksre; in mx6_lpddr2_cfg() 1129 debug("tcksrx=%d\n", tcksrx); in mx6_lpddr2_cfg() 1251 (tcksrx & 0x7) << 3 | in mx6_lpddr2_cfg() 1278 u8 tcke, tcksrx, tcksre, txpdll, taofpd, taonpd, trrd; in mx6_ddr3_cfg() local 1380 tcksrx = tcksre; in mx6_ddr3_cfg() 1398 debug("tcksrx=%d\n", tcksrx); in mx6_ddr3_cfg() 1554 (tcksrx & 0x7) << 3 | in mx6_ddr3_cfg()
|
/u-boot/arch/arm/include/asm/arch-sunxi/ |
A D | dram_sun6i.h | 98 u32 tcksrx; /* 0x128 */ member
|
/u-boot/drivers/ddr/fsl/ |
A D | ctrl_regs.c | 2002 unsigned int txpr, tcksre, tcksrx; in set_timing_cfg_7() local 2008 tcksrx = max(5U, picos_to_mclk(ctrl_num, 10000)); in set_timing_cfg_7() 2033 if (tcksrx <= 19) in set_timing_cfg_7() 2034 cksrx = tcksrx - 5; in set_timing_cfg_7()
|
/u-boot/doc/device-tree-bindings/clock/ |
A D | rockchip,rk3288-dmc.txt | 80 tcksrx
|
/u-boot/drivers/ram/rockchip/ |
A D | dmc-rk3368.c | 517 pctl_timing->tcksrx = max(5u, ps_to_tCK(10000, freq)); in pctl_calc_timings()
|
Completed in 32 milliseconds