Home
last modified time | relevance | path

Searched refs:tcon (Results 1 – 22 of 22) sorted by relevance

/u-boot/arch/arm/cpu/armv7/s5p-common/
A Dpwm.c23 unsigned long tcon; in pwm_enable() local
25 tcon = readl(&pwm->tcon); in pwm_enable()
26 tcon |= TCON_START(pwm_id); in pwm_enable()
28 writel(tcon, &pwm->tcon); in pwm_enable()
41 unsigned long tcon; in pwm_disable() local
43 tcon = readl(&pwm->tcon); in pwm_disable()
46 writel(tcon, &pwm->tcon); in pwm_disable()
107 unsigned long tcon; in pwm_config() local
146 tcon = readl(&pwm->tcon); in pwm_config()
152 writel(tcon, &pwm->tcon); in pwm_config()
[all …]
/u-boot/drivers/pwm/
A Dexynos_pwm.c27 u32 tcnt, tcmp, tcon; in exynos_pwm_set_config() local
51 tcon = readl(&regs->tcon); in exynos_pwm_set_config()
52 tcon |= TCON_UPDATE(channel); in exynos_pwm_set_config()
54 tcon |= TCON_AUTO_RELOAD(channel); in exynos_pwm_set_config()
56 tcon |= TCON4_AUTO_RELOAD; in exynos_pwm_set_config()
57 writel(tcon, &regs->tcon); in exynos_pwm_set_config()
59 tcon &= ~TCON_UPDATE(channel); in exynos_pwm_set_config()
60 writel(tcon, &regs->tcon); in exynos_pwm_set_config()
76 clrsetbits_le32(&regs->tcon, mask, enable ? mask : 0); in exynos_pwm_set_enable()
/u-boot/board/friendlyarm/nanopi2/
A Donewire.c110 unsigned int tcon; in wait_one_tick() local
112 tcon = readl(PWM_TCON); in wait_one_tick()
113 tcon |= PWM_TCON_START; in wait_one_tick()
114 writel(tcon, PWM_TCON); in wait_one_tick()
123 tcon &= ~PWM_TCON_START; in wait_one_tick()
124 writel(tcon, PWM_TCON); in wait_one_tick()
/u-boot/drivers/video/sunxi/
A Dlcdc.c18 static int lcdc_get_clk_delay(const struct display_timing *mode, int tcon) in lcdc_get_clk_delay() argument
26 if (tcon == 1) in lcdc_get_clk_delay()
213 void lcdc_pll_set(struct sunxi_ccm_reg *ccm, int tcon, int dotclock, in lcdc_pll_set() argument
227 if (tcon == 0) { in lcdc_pll_set()
285 if (tcon == 0 && best_n == 0) { in lcdc_pll_set()
305 if (tcon == 0) { in lcdc_pll_set()
/u-boot/arch/arm/mach-nexell/include/mach/
A Dpwm.h35 unsigned int tcon; member
/u-boot/arch/arm/mach-s5pc1xx/include/mach/
A Dpwm.h35 unsigned int tcon; member
/u-boot/arch/arm/mach-exynos/include/mach/
A Dpwm.h35 unsigned int tcon; member
/u-boot/arch/arm/dts/
A Dsun8i-r40.dtsi591 tcon_top: tcon-top@1c70000 {
592 compatible = "allwinner,sun8i-r40-tcon-top";
601 "tcon-tv0",
603 "tcon-tv1",
606 clock-output-names = "tcon-top-tv0",
607 "tcon-top-tv1",
608 "tcon-top-dsi";
713 compatible = "allwinner,sun8i-r40-tcon-tv";
717 clock-names = "ahb", "tcon-ch1";
756 compatible = "allwinner,sun8i-r40-tcon-tv";
[all …]
A Dsun50i-h6.dtsi8 #include <dt-bindings/clock/sun8i-tcon-top.h>
800 tcon_top: tcon-top@6510000 {
801 compatible = "allwinner,sun50i-h6-tcon-top";
806 "tcon-tv0";
807 clock-output-names = "tcon-top-tv0";
859 compatible = "allwinner,sun50i-h6-tcon-tv",
860 "allwinner,sun8i-r40-tcon-tv";
866 "tcon-ch1";
A Dsun4i-a10.dtsi300 compatible = "allwinner,sun4i-a10-tcon";
309 "tcon-ch0",
310 "tcon-ch1";
342 allwinner,tcon-channel = <1>;
349 compatible = "allwinner,sun4i-a10-tcon";
358 "tcon-ch0",
359 "tcon-ch1";
391 allwinner,tcon-channel = <1>;
A Dsun5i.dtsi238 compatible = "allwinner,sun5i-a13-tcon";
247 "tcon-ch0",
248 "tcon-ch1";
249 clock-output-names = "tcon-pixel-clock";
275 allwinner,tcon-channel = <1>;
A Dsun50i-a64.dtsi381 compatible = "allwinner,sun50i-a64-tcon-lcd",
382 "allwinner,sun8i-a83t-tcon-lcd";
386 clock-names = "ahb", "tcon-ch0";
387 clock-output-names = "tcon-pixel-clock";
420 allwinner,tcon-channel = <1>;
427 compatible = "allwinner,sun50i-a64-tcon-tv",
428 "allwinner,sun8i-a83t-tcon-tv";
432 clock-names = "ahb", "tcon-ch1";
A Dsun6i-a31.dtsi253 compatible = "allwinner,sun6i-a31-tcon";
262 "tcon-ch0",
263 "tcon-ch1";
294 allwinner,tcon-channel = <1>;
301 compatible = "allwinner,sun6i-a31-tcon";
310 "tcon-ch0",
311 "tcon-ch1";
342 allwinner,tcon-channel = <1>;
A Dsun6i-a31s.dtsi60 compatible = "allwinner,sun6i-a31s-tcon";
A Dsun8i-a33.dtsi208 compatible = "allwinner,sun8i-a33-tcon";
214 "tcon-ch0";
215 clock-output-names = "tcon-pixel-clock";
A Dsun7i-a20.dtsi397 compatible = "allwinner,sun7i-a20-tcon";
406 "tcon-ch0",
407 "tcon-ch1";
439 allwinner,tcon-channel = <1>;
446 compatible = "allwinner,sun7i-a20-tcon";
455 "tcon-ch0",
456 "tcon-ch1";
488 allwinner,tcon-channel = <1>;
A Dsun8i-v3s.dtsi167 compatible = "allwinner,sun8i-v3s-tcon";
173 "tcon-ch0";
174 clock-output-names = "tcon-pixel-clock";
A Dsun8i-a83t.dtsi422 compatible = "allwinner,sun8i-a83t-tcon-lcd";
426 clock-names = "ahb", "tcon-ch0";
427 clock-output-names = "tcon-pixel-clock";
455 compatible = "allwinner,sun8i-a83t-tcon-tv";
459 clock-names = "ahb", "tcon-ch1";
A Dsun5i-a10s.dtsi175 allwinner,tcon-channel = <1>;
A Dsun9i-a80.dtsi843 compatible = "allwinner,sun9i-a80-tcon-lcd";
847 clock-names = "ahb", "tcon-ch0";
876 compatible = "allwinner,sun9i-a80-tcon-tv";
880 clock-names = "ahb", "tcon-ch1";
A Dsunxi-h3-h5.dtsi160 compatible = "allwinner,sun8i-h3-tcon-tv",
161 "allwinner,sun8i-a83t-tcon-tv";
165 clock-names = "ahb", "tcon-ch1";
/u-boot/arch/arm/include/asm/arch-sunxi/
A Dlcdc.h126 void lcdc_pll_set(struct sunxi_ccm_reg * const ccm, int tcon,

Completed in 39 milliseconds