Home
last modified time | relevance | path

Searched refs:timing_cfg_0 (Results 1 – 25 of 37) sorted by relevance

12

/u-boot/board/freescale/corenet_ds/
A Dp4080ds_ddr.c88 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_800,
120 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_800,
152 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_900,
184 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_900,
216 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_1000,
248 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_1000,
280 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_1200,
312 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_1200,
/u-boot/drivers/ddr/fsl/
A Dmpc86xx_ddr.c54 out_be32(&ddr->timing_cfg_0, regs->timing_cfg_0); in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen2.c68 out_be32(&ddr->timing_cfg_0, regs->timing_cfg_0); in fsl_ddr_set_memctl_regs()
A Darm_ddr_gen3.c94 ddr_out32(&ddr->timing_cfg_0, regs->timing_cfg_0); in fsl_ddr_set_memctl_regs()
/u-boot/board/sbc8641d/
A Dsbc8641d.c114 ddr->timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0; in fixed_sdram()
145 ddr->timing_cfg_0 = CONFIG_SYS_DDR2_TIMING_0; in fixed_sdram()
/u-boot/board/kontron/sl28/
A Dddr.c27 .timing_cfg_0 = 0x9011010c,
/u-boot/board/socrates/
A Dsdram.c39 ddr->timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0; in fixed_sdram()
/u-boot/board/freescale/p1010rdb/
A Dddr.c27 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_800,
54 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0_667,
/u-boot/board/freescale/ls1043ardb/
A Dddr.h60 .timing_cfg_0 = 0x91550018,
/u-boot/board/gdsys/mpc8308/
A Dsdram.c55 out_be32(&im->ddr.timing_cfg_0, CONFIG_SYS_DDR_TIMING_0); in fixed_sdram()
/u-boot/board/mpc8308_p1m/
A Dsdram.c48 out_be32(&im->ddr.timing_cfg_0, CONFIG_SYS_DDR_TIMING_0); in fixed_sdram()
/u-boot/board/sbc8548/
A Dddr.c106 out_be32(&ddr->timing_cfg_0, 0x00220802); in fixed_sdram()
/u-boot/board/freescale/mpc8308rdb/
A Dsdram.c52 out_be32(&im->ddr.timing_cfg_0, CONFIG_SYS_DDR_TIMING_0); in fixed_sdram()
/u-boot/board/freescale/mpc8315erdb/
A Dsdram.c70 im->ddr.timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0; in fixed_sdram()
/u-boot/board/freescale/mpc832xemds/
A Dmpc832xemds.c140 im->ddr.timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0; in fixed_sdram()
/u-boot/board/freescale/mpc8313erdb/
A Dsdram.c79 im->ddr.timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0; in fixed_sdram()
/u-boot/board/Arcturus/ucp1020/
A Dddr.c92 .timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0, in fixed_sdram()
/u-boot/board/freescale/ls1021aiot/
A Dls1021aiot.c61 out_be32(&ddr->timing_cfg_0, DDR_TIMING_CFG_0); in ddrmc_init()
/u-boot/board/freescale/ls1021atsn/
A Dls1021atsn.c39 out_be32(&ddr->timing_cfg_0, DDR_TIMING_CFG_0); in ddrmc_init()
/u-boot/board/freescale/mpc8323erdb/
A Dmpc8323erdb.c121 im->ddr.timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0; in fixed_sdram()
/u-boot/drivers/ram/
A Dmpc83xx_sdram.c331 u32 timing_cfg_0; in mpc83xx_sdram_probe() local
589 timing_cfg_0 = read_to_write << TIMING_CFG0_RWT_SHIFT | in mpc83xx_sdram_probe()
598 out_be32(&im->ddr.timing_cfg_0, timing_cfg_0); in mpc83xx_sdram_probe()
/u-boot/board/ids/ids8313/
A Dids8313.c87 out_be32(&im->ddr.timing_cfg_0, CONFIG_SYS_DDR_TIMING_0); in fixed_sdram()
/u-boot/board/keymile/km83xx/
A Dkm83xx.c129 out_be32(&im->ddr.timing_cfg_0, CONFIG_SYS_DDR_TIMING_0); in fixed_sdram()
/u-boot/board/freescale/mpc837xerdb/
A Dmpc837xerdb.c116 im->ddr.timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0; in fixed_sdram()
/u-boot/board/ve8313/
A Dve8313.c71 out_be32(&im->ddr.timing_cfg_0, CONFIG_SYS_DDR_TIMING_0); in fixed_sdram()

Completed in 19 milliseconds

12