Home
last modified time | relevance | path

Searched refs:trc (Results 1 – 25 of 37) sorted by relevance

12

/u-boot/board/work-microwave/work_92105/
A Dwork_92105_spl.c27 .trc = 13888888,
47 .trc = 14814814,
/u-boot/arch/arm/mach-sunxi/dram_timings/
A Dh6_lpddr3.c32 u8 trc = ns_to_t(70); in mctl_set_timing_params() local
89 writel((txp << 16) | (trtp << 8) | trc, &mctl_ctl->dramtmg[1]); in mctl_set_timing_params()
118 writel((trc << 17) | (trcd << 9) | (twtr << 1), &mctl_phy->dtpr[5]); in mctl_set_timing_params()
A Dh6_ddr3_1333.c53 u8 trc = ns_to_t(53); /* JEDEC: 49.5 ns */ in mctl_set_timing_params() local
101 writel((txp << 16) | (trtp << 8) | trc, &mctl_ctl->dramtmg[1]); in mctl_set_timing_params()
130 writel((trc << 17) | (trcd << 9) | (twtr << 1), &mctl_phy->dtpr[5]); in mctl_set_timing_params()
A Dh616_ddr3_1333.c27 u8 trc = ns_to_t(53); /* JEDEC: 49.5 ns */ in mctl_set_timing_params() local
59 writel((txp << 16) | (trtp << 8) | trc, &mctl_ctl->dramtmg[1]); in mctl_set_timing_params()
A Dddr3_1333.c14 u8 trc = ns_to_t(53); in mctl_set_timing_params() local
60 writel(DRAMTMG1_TXP(txp) | DRAMTMG1_TRTP(trtp) | DRAMTMG1_TRC(trc), in mctl_set_timing_params()
A Dlpddr3_stock.c14 u8 trc = ns_to_t(70); in mctl_set_timing_params() local
56 writel(DRAMTMG1_TXP(txp) | DRAMTMG1_TRTP(trtp) | DRAMTMG1_TRC(trc), in mctl_set_timing_params()
A Dddr2_v3s.c14 u8 trc = ns_to_t(65); in mctl_set_timing_params() local
57 writel(DRAMTMG1_TXP(txp) | DRAMTMG1_TRTP(trtp) | DRAMTMG1_TRC(trc), in mctl_set_timing_params()
/u-boot/drivers/ddr/fsl/
A Dddr1_dimm_params.c117 compute_trc_ps_from_spd(unsigned char trctrfc_ext, unsigned char trc) in compute_trc_ps_from_spd() argument
119 return trc * 1000 + byte40_table_ps[(trctrfc_ext >> 4) & 0x7]; in compute_trc_ps_from_spd()
317 pdimm->trc_ps = compute_trc_ps_from_spd(0, spd->trc); in ddr_compute_dimm_parameters()
A Dddr2_dimm_params.c116 compute_trc_ps_from_spd(unsigned char trctrfc_ext, unsigned char trc) in compute_trc_ps_from_spd() argument
118 return trc * 1000 + byte40_table_ps[(trctrfc_ext >> 4) & 0x7]; in compute_trc_ps_from_spd()
316 pdimm->trc_ps = compute_trc_ps_from_spd(spd->trctrfc_ext, spd->trc); in ddr_compute_dimm_parameters()
/u-boot/board/timll/devkit3250/
A Ddevkit3250_spl.c34 .trc = 15384616,
/u-boot/include/
A Dspd.h56 unsigned char trc; /* 41 Min Active to Auto refresh time tRC */ member
A Dddr_spd.h52 unsigned char trc; /* 41 Min Active to Auto refresh time tRC */ member
120 unsigned char trc; /* 41 Min Active to Auto refresh time tRC */ member
/u-boot/arch/arm/include/asm/arch-rockchip/
A Dsdram_rk3288.h51 u32 trc; member
A Dsdram_rk3036.h52 u32 trc; member
249 u32 trc; member
A Dsdram_rk322x.h85 u32 trc; member
211 u32 trc; member
A Dddr_rk3368.h62 u32 trc; member
/u-boot/arch/arm/include/asm/arch-vf610/
A Dddrmc-vf610.h21 u8 trc; member
/u-boot/drivers/ram/
A Dstm32_sdram.c130 u8 trc; member
206 | timing->trc << FMC_SDTR_TRC_SHIFT in stm32_sdram_init()
216 | timing->trc << FMC_SDTR_TRC_SHIFT in stm32_sdram_init()
/u-boot/arch/arm/mach-lpc32xx/
A Ddram.c46 writel((ck / dram->trc) & 0x0000001F, &emc->t_rc); in ddr_init()
/u-boot/arch/arm/include/asm/arch-lpc32xx/
A Demc.h88 u32 trc; member
/u-boot/board/phytec/pcm052/
A Dpcm052.c101 .trc = 6, in dram_init()
156 .trc = 6, in dram_init()
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun8i_a83t.c98 u8 trc = ns_to_t(53); in auto_set_timing_para() local
150 trc = ns_to_t(70); in auto_set_timing_para()
174 reg_val = (txp << 16) | (trtp << 8) | (trc << 0); in auto_set_timing_para()
A Ddram_sun8i_a33.c98 u8 trc = ns_to_t(53); in auto_set_timing_para() local
142 reg_val = (txp << 16) | (trtp << 8) | (trc << 0); in auto_set_timing_para()
/u-boot/doc/device-tree-bindings/memory-controllers/
A Dst,stm32-fmc.txt22 trc
/u-boot/arch/arm/include/asm/arch-omap3/
A Dmem.h66 #define ACTIM_CTRLA(trfc, trc, tras, trp, trcd, trrd, tdpl, tdal) \ argument
68 ACTIM_CTRLA_TRC(trc) | \

Completed in 29 milliseconds

12