| /u-boot/arch/arm/mach-sunxi/dram_timings/ |
| A D | h6_lpddr3.c | 34 u8 twtr = max(ns_to_t(8), 2); in mctl_set_timing_params() local
79 u8 twr2rd = tcwl + 4 + 1 + twtr; in mctl_set_timing_params()
118 writel((trc << 17) | (trcd << 9) | (twtr << 1), &mctl_phy->dtpr[5]); in mctl_set_timing_params()
|
| A D | h6_ddr3_1333.c | 55 u8 twtr = max(ns_to_t(8), 2); /* JEDEC: max(7.5 ns, 4nCK) */ in mctl_set_timing_params() local
88 u8 twr2rd = tcwl + 2 + twtr; /* (WL + BL / 2 + tWTR) / 2 */ in mctl_set_timing_params()
130 writel((trc << 17) | (trcd << 9) | (twtr << 1), &mctl_phy->dtpr[5]); in mctl_set_timing_params()
|
| A D | ddr3_1333.c | 16 u8 twtr = max(ns_to_t(8), 4); in mctl_set_timing_params() local
44 u8 twr2rd = tcwl + 2 + twtr; /* WL + BL / 2 + tWTR */ in mctl_set_timing_params()
|
| A D | lpddr3_stock.c | 16 u8 twtr = max(ns_to_t(8), 2); in mctl_set_timing_params() local
44 u8 twr2rd = tcwl + 4 + 1 + twtr; in mctl_set_timing_params()
|
| A D | ddr2_v3s.c | 16 u8 twtr = max(ns_to_t(8), 2); in mctl_set_timing_params() local
44 u8 twr2rd = tcwl + 2 + twtr; /* WL + BL / 2 + tWTR */ in mctl_set_timing_params()
|
| /u-boot/include/ |
| A D | spd.h | 52 unsigned char twtr; /* 37 Int write to read delay tWTR */ member
|
| A D | ddr_spd.h | 116 unsigned char twtr; /* 37 Int write to read delay tWTR */ member
|
| /u-boot/arch/arm/mach-sunxi/ |
| A D | dram_sun8i_a83t.c | 100 u8 twtr = max(ns_to_t(8), 4); in auto_set_timing_para() local
129 u8 twr2rd = tcwl + 2 + twtr; /* WL + BL / 2 + tWTR */ in auto_set_timing_para()
152 twtr = max(ns_to_t(8), 2); in auto_set_timing_para()
168 twr2rd = tcwl + 4 + 1 + twtr; /* WL + BL / 2 + tWTR */ in auto_set_timing_para()
|
| A D | dram_sun8i_a33.c | 100 u8 twtr = max(ns_to_t(8), 4); in auto_set_timing_para() local
129 u8 twr2rd = tcwl + 2 + twtr; /* WL + BL / 2 + tWTR */ in auto_set_timing_para()
|
| /u-boot/arch/arm/include/asm/arch-rockchip/ |
| A D | sdram_rk3288.h | 56 u32 twtr; member
|
| A D | sdram_rk3036.h | 57 u32 twtr; member
254 u32 twtr; member
|
| A D | sdram_rk322x.h | 90 u32 twtr; member
216 u32 twtr; member
|
| A D | ddr_rk3368.h | 67 u32 twtr; member
|
| A D | ddr_rk3288.h | 58 u32 twtr; member
|
| /u-boot/arch/arm/include/asm/arch-vf610/ |
| A D | ddrmc-vf610.h | 27 u8 twtr; member
|
| /u-boot/arch/arm/mach-imx/mx6/ |
| A D | ddr.c | 1048 u16 tras, twr, tmrd, trtp, twtr, trfc, txsr; in mx6_lpddr2_cfg() local
1115 twtr = DIV_ROUND_UP(7500, clkper) - 1; in mx6_lpddr2_cfg()
1141 debug("twtr=%d\n", twtr); in mx6_lpddr2_cfg()
1191 mmdc0->mdcfg2 = (trtp << 6) | (twtr << 3) | trrd; in mx6_lpddr2_cfg()
1281 u16 trcd, trc, tras, twr, tmrd, trtp, trp, twtr, trfc, txs, txpr; in mx6_ddr3_cfg() local
1388 twtr = ROUND(max(4 * clkper, 7500) / clkper, 1) - 1; in mx6_ddr3_cfg()
1390 trtp = twtr; in mx6_ddr3_cfg()
1420 debug("twtr=%d\n", twtr); in mx6_ddr3_cfg()
1487 mmdc0->mdcfg2 = (tdllk << 16) | (trtp << 6) | (twtr << 3) | trrd; in mx6_ddr3_cfg()
1592 ((tcwl + twtr) << NOC_WR_TO_RD_SHIFT) | in mx6_ddr3_cfg()
|
| /u-boot/board/phytec/pcm052/ |
| A D | pcm052.c | 107 .twtr = 4, in dram_init()
162 .twtr = 4, in dram_init()
|
| /u-boot/arch/arm/include/asm/arch-omap3/ |
| A D | mem.h | 82 #define ACTIM_CTRLB(twtr, tcke, txp, txsr) \ argument
83 ACTIM_CTRLB_TWTR(twtr) | \
|
| /u-boot/doc/device-tree-bindings/misc/ |
| A D | intel,baytrail-fsp.txt | 84 - fsp,dimm-twtr
147 fsp,dimm-twtr = <6>;
|
| /u-boot/drivers/ddr/fsl/ |
| A D | ddr2_dimm_params.c | 312 pdimm->twtr_ps = spd->twtr * 250; in ddr_compute_dimm_parameters()
|
| /u-boot/arch/arm/mach-imx/ |
| A D | ddrmc-vf610.c | 133 DDRMC_CR14_TWTR(timings->twtr) | in ddrmc_ctrl_init_ddr3()
|
| /u-boot/board/freescale/vf610twr/ |
| A D | vf610twr.c | 101 .twtr = 4, in dram_init()
|
| /u-boot/board/toradex/colibri_vf/ |
| A D | colibri_vf.c | 102 .twtr = 4, in dram_init()
|
| /u-boot/arch/arm/include/asm/arch-sunxi/ |
| A D | dram_sun6i.h | 90 u32 twtr; /* 0x108 */ member
|
| /u-boot/doc/device-tree-bindings/clock/ |
| A D | rockchip,rk3288-dmc.txt | 72 twtr
|