Searched refs:update_reset_dll (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/mach-exynos/
A D	dmc_init_ddr3.c	77 update_reset_dll(&dmc->phycontrol0, DDR_MODE_DDR3); in ddr3_mem_ctrl_init() 102 update_reset_dll(&dmc->phycontrol0, DDR_MODE_DDR3); in ddr3_mem_ctrl_init() 211 update_reset_dll(&dmc->phycontrol0, DDR_MODE_DDR3); in ddr3_mem_ctrl_init() 567 update_reset_dll(&drex0->phycontrol0, DDR_MODE_DDR3); in ddr3_mem_ctrl_init() 568 update_reset_dll(&drex1->phycontrol0, DDR_MODE_DDR3); in ddr3_mem_ctrl_init()
A D	dmc_common.c	75 void update_reset_dll(uint32_t *phycontrol0, enum ddr_mode mode) in update_reset_dll() function
A D	exynos5_setup.h	945 void update_reset_dll(uint32_t *phycontrol0, enum ddr_mode);

Completed in 7 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023