Home
last modified time | relevance | path

Searched refs:x32 (Results 1 – 25 of 32) sorted by relevance

12

/u-boot/board/boundary/nitrogen6x/
A Dddr-setup.cfg19 * memory bus width: 64 bits x16/x32/x64
21 * memory bus width: 64 bits x16/x32/x64
23 * memory bus width: 32 bits x16/x32
/u-boot/lib/efi_loader/
A Defi_image_loader.c132 uint32_t *x32 = efi_reloc + offset; in efi_loader_relocate() local
145 *x32 += (uint32_t)delta; in efi_loader_relocate()
152 *x32 = ((*x32 & 0xfffff000) + (uint32_t)delta) | in efi_loader_relocate()
153 (*x32 & 0x00000fff); in efi_loader_relocate()
/u-boot/arch/arm/dts/
A Dzynq-zturn-common.dtsi54 gpios = <&gpio0 0x32 0x1>;
A Dfsl-ls1028a-kontron-sl28.dts138 reg = <0x32>;
A Dimx6q-kp.dts82 reg = <0x32>;
A Dimx6sx-sabreauto.dts93 reg = <0x32>;
A Dexynos5420-peach-pit.dts139 0x04 0x32 0x80 /* [7]LOS signal disable */
181 0x01 0xc4 0x32 /* DPCD404 */
A Darmada-7040-db.dts45 * Boot device: SPI NOR, 0x32 (SW3)
A Dat91-vinco.dts133 reg = <0x32>;
A Darmada-8040-puzzle-m801.dts62 reg = <0x32>;
A Dexynos5250-spring.dts621 0x04 0x32 0x80 /* [7] LOS signal disable */
654 0x01 0xc4 0x32 /* DPCD404 */
A Dimx6q-ba16.dtsi333 reg = <0x32>;
A Dimx6qdl-sabreauto.dtsi190 reg = <0x32>;
A Dr8a77970.dtsi510 dmas = <&dmac1 0x33>, <&dmac1 0x32>,
511 <&dmac2 0x33>, <&dmac2 0x32>;
A Dkirkwood-synology.dtsi248 reg = <0x32>;
A Dr8a77980.dtsi551 dmas = <&dmac1 0x33>, <&dmac1 0x32>,
552 <&dmac2 0x33>, <&dmac2 0x32>;
A Dimx8mm-verdin.dts329 reg = <0x32>;
A Dr8a774b1.dtsi635 dmas = <&dmac1 0x33>, <&dmac1 0x32>,
636 <&dmac2 0x33>, <&dmac2 0x32>;
1909 dmas = <&audma0 0x31>, <&audma1 0x32>;
/u-boot/arch/sandbox/dts/
A Dsandbox_pmic.dtsi103 0x00 0x06 0x32 0x00 0x00 0x00 0x06 0x9c 0x99
/u-boot/doc/device-tree-bindings/fsp/fsp2/apollolake/
A Dfsp-m.txt124 0x3: 1x32 LPDDR4
147 2: x32
/u-boot/board/freescale/ls1021aqds/
A DREADME36 - One DDR3L/DDR4 SDRAM memory controller with x8/x16/x32-bit configuration
/u-boot/board/freescale/ls1021atwr/
A DREADME36 - One DDR3L/DDR4 SDRAM memory controller with x8/x16/x32-bit configuration
/u-boot/arch/powerpc/dts/
A Dsocrates.dts103 reg = <0x32>;
/u-boot/board/buffalo/lsxl/
A Dkwbimage-lsxhl.cfg67 # bit6-0: 0x32, 50 cycle tRFC
/u-boot/arch/x86/dts/
A Dchromebook_samus.dts312 * columns 10, density 4096 mb, x32

Completed in 59 milliseconds

12