Home
last modified time | relevance | path

Searched refs:zynqmp_mmio_read (Results 1 – 6 of 6) sorted by relevance

/u-boot/drivers/clk/
A Dclk_zynqmp.c353 ret = zynqmp_mmio_read(zynqmp_clk_get_register(id), &clk_ctrl); in zynqmp_clk_get_pll_rate()
386 ret = zynqmp_mmio_read(CRF_APB_ACPU_CTRL, &clk_ctrl); in zynqmp_clk_get_cpu_rate()
409 ret = zynqmp_mmio_read(CRF_APB_DDR_CTRL, &clk_ctrl); in zynqmp_clk_get_ddr_rate()
434 ret = zynqmp_mmio_read(zynqmp_clk_get_register(id), &clk_ctrl); in zynqmp_clk_get_peripheral_rate()
469 ret = zynqmp_mmio_read(zynqmp_clk_get_register(id), &clk_ctrl); in zynqmp_clk_get_wdt_rate()
481 ret = zynqmp_mmio_read(zynqmp_clk_get_register(pll), &clk_ctrl); in zynqmp_clk_get_wdt_rate()
541 ret = zynqmp_mmio_read(reg, &clk_ctrl); in zynqmp_clk_set_peripheral_rate()
734 ret = zynqmp_mmio_read(reg, &clk_ctrl); in zynqmp_clk_enable()
/u-boot/arch/arm/mach-zynqmp/include/mach/
A Dsys_proto.h58 int zynqmp_mmio_read(const u32 address, u32 *value);
/u-boot/arch/arm/mach-zynqmp/
A Dcpu.c167 ret = zynqmp_mmio_read(address, &data); in zynqmp_mmio_rawwrite()
199 int zynqmp_mmio_read(const u32 address, u32 *value) in zynqmp_mmio_read() function
/u-boot/board/xilinx/zynqmp/
A Dzynqmp.c449 ret = zynqmp_mmio_read((ulong)&crlapb_base->boot_mode, &reg); in zynqmp_get_bootmode()
482 ret = zynqmp_mmio_read((ulong)&crlapb_base->reset_reason, &reg); in reset_reason()
A Dcmds.c91 ret = zynqmp_mmio_read(addr, &read_val); in do_zynqmp_mmio_read()
/u-boot/drivers/spi/
A Dzynqmp_gqspi.c287 zynqmp_mmio_read(IOU_TAPDLY_BYPASS_OFST, &tapdlybypass); in zynqmp_qspi_set_tapdelay()
291 zynqmp_mmio_read(IOU_TAPDLY_BYPASS_OFST, &tapdlybypass); in zynqmp_qspi_set_tapdelay()

Completed in 10 milliseconds