Home
last modified time | relevance | path

Searched refs:GICD_ITARGETSR (Results 1 – 4 of 4) sorted by relevance

/xen/xen/arch/arm/
A Dvgic-v2.c274 case VRANGE32(GICD_ITARGETSR, GICD_ITARGETSRN): in vgic_v2_distr_mmio_read()
279 rank = vgic_rank_offset(v, 8, gicd_reg - GICD_ITARGETSR, DABT_WORD); in vgic_v2_distr_mmio_read()
282 itargetsr = vgic_fetch_itargetsr(rank, gicd_reg - GICD_ITARGETSR); in vgic_v2_distr_mmio_read()
524 case VRANGE32(GICD_ITARGETSR, GICD_ITARGETSR7): in vgic_v2_distr_mmio_write()
533 rank = vgic_rank_offset(v, 8, gicd_reg - GICD_ITARGETSR, DABT_WORD); in vgic_v2_distr_mmio_write()
536 itargetsr = vgic_fetch_itargetsr(rank, gicd_reg - GICD_ITARGETSR); in vgic_v2_distr_mmio_write()
538 vgic_store_itargetsr(v->domain, rank, gicd_reg - GICD_ITARGETSR, in vgic_v2_distr_mmio_write()
A Dgic-v2.c347 cpumask = readl_gicd(GICD_ITARGETSR) & 0xff; in gicv2_dist_init()
372 writel_gicd(cpumask, GICD_ITARGETSR + (i / 4) * 4); in gicv2_dist_init()
395 this_cpu(gic_cpu_id) = readl_gicd(GICD_ITARGETSR) & 0xff; in gicv2_cpu_init()
683 writeb_gicd(mask, GICD_ITARGETSR + desc->irq); in gicv2_irq_set_affinity()
/xen/xen/include/asm-arm/
A Dgic.h43 #define GICD_ITARGETSR (0x800) macro
/xen/xen/arch/arm/vgic/
A Dvgic-mmio-v2.c289 REGISTER_DESC_WITH_BITS_PER_IRQ(GICD_ITARGETSR,

Completed in 10 milliseconds