Home
last modified time | relevance | path

Searched refs:controls (Results 1 – 20 of 20) sorted by relevance

/xen/xen/arch/x86/oprofile/
A Dnmi_int.c106 struct op_msr *controls = msrs->controls; in nmi_cpu_save_registers() local
114 rdmsrl(controls[i].addr, controls[i].value); in nmi_cpu_save_registers()
134 xfree(cpu_msrs[i].controls); in free_msrs()
135 cpu_msrs[i].controls = NULL; in free_msrs()
153 cpu_msrs[i].controls = xmalloc_bytes(controls_size); in allocate_msrs()
154 if (!cpu_msrs[i].controls) { in allocate_msrs()
220 struct op_msr * controls = msrs->controls; in nmi_restore_registers() local
224 wrmsrl(controls[i].addr, controls[i].value); in nmi_restore_registers()
A Dop_model_athlon.c40 #define CTRL_READ(msr_content,msrs,c) do {rdmsrl(msrs->controls[(c)].addr, (msr_content));} while (…
174 msrs->controls[0].addr = MSR_K7_EVNTSEL0; in athlon_fill_in_addresses()
175 msrs->controls[1].addr = MSR_K7_EVNTSEL1; in athlon_fill_in_addresses()
176 msrs->controls[2].addr = MSR_K7_EVNTSEL2; in athlon_fill_in_addresses()
177 msrs->controls[3].addr = MSR_K7_EVNTSEL3; in athlon_fill_in_addresses()
189 msrs->controls[0].addr = MSR_AMD_FAM15H_EVNTSEL0; in fam15h_fill_in_addresses()
190 msrs->controls[1].addr = MSR_AMD_FAM15H_EVNTSEL1; in fam15h_fill_in_addresses()
191 msrs->controls[2].addr = MSR_AMD_FAM15H_EVNTSEL2; in fam15h_fill_in_addresses()
192 msrs->controls[3].addr = MSR_AMD_FAM15H_EVNTSEL3; in fam15h_fill_in_addresses()
193 msrs->controls[4].addr = MSR_AMD_FAM15H_EVNTSEL4; in fam15h_fill_in_addresses()
[all …]
A Dop_model_p4.c412 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
418 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
426 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
431 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
437 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
442 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
447 msrs->controls[i].addr = addr; in p4_fill_in_addresses()
454 msrs->controls[i++].addr = MSR_P4_CRU_ESCR5; in p4_fill_in_addresses()
455 msrs->controls[i++].addr = MSR_P4_CRU_ESCR4; in p4_fill_in_addresses()
460 msrs->controls[i++].addr = MSR_P4_CRU_ESCR4; in p4_fill_in_addresses()
[all …]
A Dop_model_ppro.c51 #define CTRL_READ(msr_content,msrs,c) do {rdmsrl((msrs->controls[(c)].addr), (msr_content));} while…
52 #define CTRL_WRITE(msr_content,msrs,c) do {wrmsrl((msrs->controls[(c)].addr), (msr_content));} whil…
73 msrs->controls[i].addr = MSR_P6_EVNTSEL(i); in ppro_fill_in_addresses()
A Dop_x86_model.h21 struct op_msr * controls; member
/xen/tools/flask/policy/modules/
A Dprot_domU.te1 # This is an alternative to nomigrate_t: a policy boolean controls the ability
/xen/docs/misc/
A Dxen-command-line.pandoc190 The functionality that this option controls is only available when Xen has been
198 * The `mac-permissive` boolean controls whether wildcard receive rings may be
282 * The `shstk=` boolean controls whether Xen uses Shadow Stacks for its own
773 false. It controls whether dom0 can have IOMMU mappings for all domain
992 * The `exec-sp` boolean controls whether EPT superpages with execute
1325 * The `sharept` boolean controls whether the IOMMU pagetables are shared
1344 * The `intpost` boolean controls the Posted Interrupt sub-feature. In
1386 * The `amd-iommu-perdev-intremap` boolean controls whether the interrupt
1689 paging controls access to usermode addresses.
1745 * The `32` boolean controls whether 32bit PV guests can be created. It
[all …]
A Dxenmon.txt83 limited by setting the trace mask (with a dom0 Op), which controls which
A Dvtd.txt117 There are some devices the BIOS controls, for e.g. USB devices to perform
269 controls the physical resources allocation) to enable the Virtual Function.
A Dvtd-pi.txt136 9. New boot command line for Xen, which controls VT-d PI feature by user.
309 - New boot command line for Xen, which controls VT-d PI feature by user.
A Dxsm-flask.txt8 controls over Xen domains, allowing the policy writer to define what
/xen/xen/include/acpi/
A Dactbl2.h187 u8 controls; member
/xen/docs/admin-guide/
A Dmicrocode-loading.rst23 of brand new features (e.g. the Spectre v2 controls to work around speculative
/xen/scripts/
A Dget_maintainer.pl2147 my $controls = '\\000-\\037\\177';
2156 my $atom = "[^$specials $controls]+(?:$rfc822_lwsp+|\\Z|(?=[\\[\"$specials]))";
/xen/docs/man/
A Dxl-disk-configuration.5.pod247 This does not affect the guest's view of the device. It controls
A Dxen-vtpmmgr.7.pod81 initial group controls the ability to boot the system as a whole, and cannot be
A Dxl.1.pod.in1743 providing fine-grained controls over Xen domains, allowing the policy writer
1763 Enable or disable enforcing of the FLASK access controls. The default is
A Dxl.cfg.5.pod.in572 This value controls how many pages the domain is able to grant access to for
579 to have. This value controls how many pages of foreign domains can be accessed
/xen/tools/ocaml/xenstored/
A Dprocess.ml29 (* This controls the do_debug fn in this module, not the debug logging-function. *)
/xen/docs/designs/
A Dargo.pandoc446 - Policy controls for reducing the duration of hypervisor mappings of

Completed in 38 milliseconds