Home
last modified time | relevance | path

Searched refs:reg (Results 1 – 25 of 134) sorted by relevance

123456

/xen/xen/arch/x86/x86_64/
A Dpci.c11 #define PCI_CONF_ADDRESS(sbdf, reg) \ argument
18 if ( sbdf.seg || reg > 255 ) in pci_conf_read8()
24 return pci_conf_read(PCI_CONF_ADDRESS(sbdf, reg), reg & 3, 1); in pci_conf_read8()
29 if ( sbdf.seg || reg > 255 ) in pci_conf_read16()
37 return pci_conf_read(PCI_CONF_ADDRESS(sbdf, reg), reg & 2, 2); in pci_conf_read16()
42 if ( sbdf.seg || reg > 255 ) in pci_conf_read32()
55 if ( sbdf.seg || reg > 255 ) in pci_conf_write8()
58 pci_conf_write(PCI_CONF_ADDRESS(sbdf, reg), reg & 3, 1, data); in pci_conf_write8()
63 if ( sbdf.seg || reg > 255 ) in pci_conf_write16()
66 pci_conf_write(PCI_CONF_ADDRESS(sbdf, reg), reg & 2, 2, data); in pci_conf_write16()
[all …]
/xen/xen/arch/x86/
A Dindirect-thunk.S14 .macro IND_THUNK_RETPOLINE reg:req
20 mov %\reg, (%rsp)
24 .macro IND_THUNK_LFENCE reg:req
26 jmp *%\reg
30 .macro IND_THUNK_JMP reg:req
31 jmp *%\reg
39 .macro GEN_INDIRECT_THUNK reg:req
42 ENTRY(__x86_indirect_thunk_\reg)
47 .size __x86_indirect_thunk_\reg, . - __x86_indirect_thunk_\reg
48 .type __x86_indirect_thunk_\reg, @function
[all …]
A Dvm_event.c147 reg->ss.ar = seg.attr; in vm_event_pack_segment_register()
148 reg->ss_sel = seg.sel; in vm_event_pack_segment_register()
154 reg->fs.ar = seg.attr; in vm_event_pack_segment_register()
155 reg->fs_sel = seg.sel; in vm_event_pack_segment_register()
161 reg->gs.ar = seg.attr; in vm_event_pack_segment_register()
162 reg->gs_sel = seg.sel; in vm_event_pack_segment_register()
168 reg->cs.ar = seg.attr; in vm_event_pack_segment_register()
169 reg->cs_sel = seg.sel; in vm_event_pack_segment_register()
175 reg->ds.ar = seg.attr; in vm_event_pack_segment_register()
176 reg->ds_sel = seg.sel; in vm_event_pack_segment_register()
[all …]
A Dx86_emulate.c56 int x86emul_read_xcr(unsigned int reg, uint64_t *val, in x86emul_read_xcr() argument
59 switch ( reg ) in x86emul_read_xcr()
74 *val = xgetbv(reg); in x86emul_read_xcr()
80 int x86emul_write_xcr(unsigned int reg, uint64_t val, in x86emul_write_xcr() argument
83 switch ( reg ) in x86emul_write_xcr()
95 if ( unlikely(handle_xsetbv(reg, val) != 0) ) in x86emul_write_xcr()
103 int x86emul_read_dr(unsigned int reg, unsigned long *val, in x86emul_read_dr() argument
111 switch ( reg ) in x86emul_read_dr()
114 *val = array_access_nospec(curr->arch.dr, reg); in x86emul_read_dr()
146 int x86emul_write_dr(unsigned int reg, unsigned long val, in x86emul_write_dr() argument
[all …]
/xen/xen/include/asm-x86/
A Dapic.h53 *((volatile u32 *)(APIC_BASE+reg)) = v; in apic_mem_write()
63 return *((volatile u32 *)(APIC_BASE+reg)); in apic_mem_read()
72 if (reg == APIC_DFR || reg == APIC_ID || reg == APIC_LDR || in apic_wrmsr()
73 reg == APIC_LVR) in apic_wrmsr()
83 if (reg == APIC_DFR) in apic_rdmsr()
94 apic_wrmsr(reg, v); in apic_write()
96 apic_mem_write(reg, v); in apic_write()
102 apic_wrmsr(reg, v); in apic_write_atomic()
104 apic_mem_write_atomic(reg, v); in apic_write_atomic()
110 return apic_rdmsr(reg); in apic_read()
[all …]
A Dio_apic.h134 #define ioapic_reg_remapped(reg) (iommu_intremap && ((reg) >= 0x10)) argument
138 *IO_APIC_BASE(apic) = reg; in __io_apic_read()
144 if (ioapic_reg_remapped(reg)) in io_apic_read()
145 return iommu_read_apic_from_ire(apic, reg); in io_apic_read()
146 return __io_apic_read(apic, reg); in io_apic_read()
151 *IO_APIC_BASE(apic) = reg; in __io_apic_write()
157 if (ioapic_reg_remapped(reg)) in io_apic_write()
158 return iommu_update_ire_from_apic(apic, reg, value); in io_apic_write()
159 __io_apic_write(apic, reg, value); in io_apic_write()
168 if (ioapic_reg_remapped(reg)) in io_apic_modify()
[all …]
/xen/xen/include/asm-arm/
A Dvreg.h25 r = get_user_reg(regs, cp32.reg); in vreg_emulate_cp32()
30 set_user_reg(regs, cp32.reg, r); in vreg_emulate_cp32()
75 r = get_user_reg(regs, sysreg.reg); in vreg_emulate_sysreg32()
80 set_user_reg(regs, sysreg.reg, r); in vreg_emulate_sysreg32()
98 x = get_user_reg(regs, sysreg.reg); in vreg_emulate_sysreg64()
103 set_user_reg(regs, sysreg.reg, x); in vreg_emulate_sysreg64()
126 reg >>= 8 * offset; in vreg_reg_extract()
127 reg &= VREG_REG_MASK(size); in vreg_reg_extract()
129 return reg; in vreg_reg_extract()
139 *reg &= ~(mask << shift); in vreg_reg_update()
[all …]
A Dvgic-emul.h9 #define VREG32(reg) reg ... reg + 3 argument
10 #define VREG64(reg) reg ... reg + 7 argument
/xen/tools/tests/x86_emulator/
A Dsimd-sg.c65 # define BG(dt, it, reg, mem, idx, msk, scl) BG_(dt, it, reg, mem, idx, msk, scl) argument
66 # define BS(dt, it, mem, idx, reg, msk, scl) BS_(dt, it##i, mem, idx, reg, msk, scl) argument
89 # define gather(reg, mem, idx, msk, scl) BG(v16si, si, reg, mem, idx, msk, scl) argument
90 # define scatter(mem, idx, reg, msk, scl) BS(v16si, s, mem, idx, reg, msk, scl) argument
93 # define scatter(mem, idx, reg, msk, scl) BS(v8di, s, mem, idx, (vdi_t)(reg), msk, scl) argument
95 # define gather(reg, mem, idx, msk, scl) BG(v16sf, si, reg, mem, idx, msk, scl) argument
96 # define scatter(mem, idx, reg, msk, scl) BS(v16sf, s, mem, idx, reg, msk, scl) argument
98 # define gather(reg, mem, idx, msk, scl) BG(v8df, si, reg, mem, idx, msk, scl) argument
99 # define scatter(mem, idx, reg, msk, scl) BS(v8df, s, mem, idx, reg, msk, scl) argument
112 # define gather(reg, mem, idx, msk, scl) BG(v8df, di, reg, mem, (idi_t)(idx), msk, scl) argument
[all …]
/xen/tools/tests/vpci/
A Dmain.c73 #define VPCI_READ(reg, size, data) ({ \ argument
74 data = vpci_read((pci_sbdf_t){ .sbdf = 0 }, reg, size); \
77 #define VPCI_READ_CHECK(reg, size, expected) ({ \ argument
80 VPCI_READ(reg, size, rd); \
107 void multiread4_check(unsigned int reg, uint32_t val) in multiread4_check() argument
119 VPCI_READ_CHECK(reg, 4, val); in multiread4_check()
122 void multiwrite4_check(unsigned int reg) in multiwrite4_check() argument
130 multiread4_check(reg, val); in multiwrite4_check()
137 multiread4_check(reg, val); in multiwrite4_check()
140 VPCI_WRITE_CHECK(reg, 4, val); in multiwrite4_check()
[all …]
/xen/xen/arch/x86/pv/
A Dcallback.c68 if ( !is_canonical_address(reg->address) ) in register_guest_callback()
71 switch ( reg->type ) in register_guest_callback()
79 if ( reg->flags & CALLBACKF_mask_events ) in register_guest_callback()
87 if ( reg->flags & CALLBACKF_mask_events ) in register_guest_callback()
152 struct callback_register reg; in do_callback_op() local
155 if ( copy_from_guest(&reg, arg, 1) ) in do_callback_op()
158 ret = register_guest_callback(&reg); in do_callback_op()
213 switch ( reg->type ) in compat_register_guest_callback()
223 if ( reg->flags & CALLBACKF_mask_events ) in compat_register_guest_callback()
290 struct compat_callback_register reg; in compat_callback_op() local
[all …]
A Dmisc-hypercalls.c26 long do_set_debugreg(int reg, unsigned long value) in do_set_debugreg() argument
28 return set_debugreg(current, reg, value); in do_set_debugreg()
31 unsigned long do_get_debugreg(int reg) in do_get_debugreg() argument
34 int res = x86emul_read_dr(reg, &val, NULL); in do_get_debugreg()
64 long set_debugreg(struct vcpu *v, unsigned int reg, unsigned long value) in set_debugreg() argument
68 switch ( reg ) in set_debugreg()
74 v->arch.dr[reg] = value; in set_debugreg()
77 switch ( reg ) in set_debugreg()
/xen/xen/drivers/char/
A Dmvebu-uart.c86 uint32_t reg; in mvebu3700_uart_init_preirq() local
94 reg |= STATUS_BRK_ERR; in mvebu3700_uart_init_preirq()
109 uint32_t reg; in mvebu3700_uart_init_postirq() local
173 uint32_t reg; in mvebu3700_uart_stop_tx() local
176 reg &= ~CTRL_TX_RDY_INT; in mvebu3700_uart_stop_tx()
183 uint32_t reg; in mvebu3700_uart_start_tx() local
186 reg |= CTRL_TX_RDY_INT; in mvebu3700_uart_start_tx()
193 uint32_t reg; in mvebu3700_uart_tx_ready() local
197 if ( reg & STATUS_TXFIFO_EMP ) in mvebu3700_uart_tx_ready()
199 if ( reg & STATUS_TXFIFO_FUL ) in mvebu3700_uart_tx_ready()
[all …]
/xen/xen/drivers/acpi/apei/
A Dapei-io.c162 width = reg->bit_width; in apei_check_gar()
163 space_id = reg->space_id; in apei_check_gar()
165 memcpy(paddr, &reg->address, sizeof(*paddr)); in apei_check_gar()
201 rc = apei_check_gar(reg, &paddr, 0); in apei_pre_map_gar()
205 vaddr = apei_pre_map(paddr, reg->bit_width / 8); in apei_pre_map_gar()
221 rc = apei_check_gar(reg, &paddr, 0); in apei_post_unmap_gar()
225 apei_post_unmap(paddr, reg->bit_width / 8); in apei_post_unmap_gar()
292 rc = apei_check_gar(reg, &paddr, 1); in apei_read()
299 switch (reg->space_id) { in apei_read()
314 rc = apei_check_gar(reg, &paddr, 1); in apei_write()
[all …]
/xen/xen/drivers/vpci/
A Dvpci.c117 return pci_conf_read16(pdev->sbdf, reg); in vpci_hw_read16()
213 data = pci_conf_read32(sbdf, reg); in vpci_read_hw()
221 if ( reg & 1 ) in vpci_read_hw()
234 data = pci_conf_read16(sbdf, reg); in vpci_read_hw()
238 data = pci_conf_read8(sbdf, reg); in vpci_read_hw()
256 pci_conf_write32(sbdf, reg, data); in vpci_write_hw()
264 if ( reg & 1 ) in vpci_write_hw()
277 pci_conf_write16(sbdf, reg, data); in vpci_write_hw()
281 pci_conf_write8(sbdf, reg, data); in vpci_write_hw()
330 .offset = reg + data_offset, in vpci_read()
[all …]
/xen/xen/arch/arm/
A Dvgic-v3.c426 return reg; in sanitize_propbaser()
443 return reg; in sanitize_pendbaser()
485 uint64_t reg; in __vgic_v3_rdistr_rd_mmio_write() local
559 reg = sanitize_propbaser(reg); in __vgic_v3_rdistr_rd_mmio_write()
582 reg = sanitize_pendbaser(reg); in __vgic_v3_rdistr_rd_mmio_write()
685 switch ( reg ) in __vgic_v3_distr_common_mmio_read()
758 v, name, dabt.reg, reg); in __vgic_v3_distr_common_mmio_read()
764 v, name, dabt.size, dabt.reg, reg); in __vgic_v3_distr_common_mmio_read()
781 switch ( reg ) in __vgic_v3_distr_common_mmio_write()
872 v, name, dabt.reg, r, reg); in __vgic_v3_distr_common_mmio_write()
[all …]
A Dgic-v3-its.c166 reg &= ~GENMASK(51, 16); in encode_rdbase()
170 return reg; in encode_rdbase()
302 uint64_t reg; in its_map_cbaser() local
350 uint64_t attr, reg; in its_map_baser() local
381 reg = attr; in its_map_baser()
384 reg |= regc & BASER_RO_MASK; in its_map_baser()
385 reg |= GITS_VALID_BIT; in its_map_baser()
427 uint32_t reg; in gicv3_disable_its() local
435 if ( !(reg & GITS_CTLR_ENABLE) && (reg & GITS_CTLR_QUIESCENT) ) in gicv3_disable_its()
456 uint64_t reg; in gicv3_its_init_single_its() local
[all …]
A Ddecode.c28 static void update_dabt(struct hsr_dabt *dabt, int reg, in update_dabt() argument
31 dabt->reg = reg; in update_dabt()
99 int reg = instr & 7; in decode_thumb() local
104 update_dabt(dabt, reg, 2, false); in decode_thumb()
107 update_dabt(dabt, reg, 1, false); in decode_thumb()
110 update_dabt(dabt, reg, 0, false); in decode_thumb()
113 update_dabt(dabt, reg, 0, true); in decode_thumb()
A Dgic-v3-lpi.c237 static int gicv3_lpi_allocate_pendtable(uint64_t *reg) in gicv3_lpi_allocate_pendtable() argument
274 *reg = val; in gicv3_lpi_allocate_pendtable()
285 uint64_t reg; in gicv3_lpi_set_proptable() local
315 reg |= fls(lpi_data.max_host_lpi_ids - 1) - 1; in gicv3_lpi_set_proptable()
317 reg |= virt_to_maddr(lpi_data.lpi_property); in gicv3_lpi_set_proptable()
319 writeq_relaxed(reg, rdist_base + GICR_PROPBASER); in gicv3_lpi_set_proptable()
320 reg = readq_relaxed(rdist_base + GICR_PROPBASER); in gicv3_lpi_set_proptable()
323 if ( !(reg & GICR_PROPBASER_SHAREABILITY_MASK) ) in gicv3_lpi_set_proptable()
342 uint32_t reg; in gicv3_lpi_init_rdist() local
351 reg = readl_relaxed(rdist_base + GICR_CTLR); in gicv3_lpi_init_rdist()
[all …]
/xen/xen/arch/x86/cpu/mtrr/
A Dmain.c223 data.smp_reg = reg; in set_mtrr()
256 mtrr_if->set(reg,base,size,type); in set_mtrr()
494 if (reg < 0) { in mtrr_del_page()
499 reg = i; in mtrr_del_page()
503 if (reg < 0) { in mtrr_del_page()
509 if (reg >= max) { in mtrr_del_page()
513 mtrr_if->get(reg, &lbase, &lsize, &ltype); in mtrr_del_page()
518 if (usage_table[reg] < 1) { in mtrr_del_page()
522 if (--usage_table[reg] < 1) in mtrr_del_page()
523 set_mtrr(reg, 0, 0, 0); in mtrr_del_page()
[all …]
/xen/tools/firmware/hvmloader/
A Dutil.h88 uint32_t ioapic_read(uint32_t reg);
89 void ioapic_write(uint32_t reg, uint32_t val);
90 uint32_t lapic_read(uint32_t reg);
91 void lapic_write(uint32_t reg, uint32_t val);
94 uint32_t pci_read(uint32_t devfn, uint32_t reg, uint32_t len);
95 #define pci_readb(devfn, reg) ((uint8_t) pci_read(devfn, reg, 1)) argument
96 #define pci_readw(devfn, reg) ((uint16_t)pci_read(devfn, reg, 2)) argument
97 #define pci_readl(devfn, reg) ((uint32_t)pci_read(devfn, reg, 4)) argument
99 #define pci_writeb(devfn, reg, val) pci_write(devfn, reg, 1, (uint8_t) (val)) argument
100 #define pci_writew(devfn, reg, val) pci_write(devfn, reg, 2, (uint16_t)(val)) argument
[all …]
/xen/xen/arch/arm/arm32/lib/
A Dassembler.h234 .macro setmode, mode, reg
235 mov \reg, #\mode
236 msr cpsr_c, \reg
239 .macro setmode, mode, reg
252 \instr\cond\()b\()\t\().w \reg, [\ptr, #\off]
254 \instr\cond\()\t\().w \reg, [\ptr, #\off]
279 usraccoff \instr, \reg, \ptr, \inc, 0, \cond, \abort
293 \instr\cond\()b\()\t \reg, [\ptr], #\inc
295 \instr\cond\()\t \reg, [\ptr], #\inc
310 usracc str, \reg, \ptr, \inc, \cond, \rept, \abort
[all …]
A Dmemcpy.S17 .macro ldr1w ptr reg abort
18 W(ldr) \reg, [\ptr], #4
29 .macro ldr1b ptr reg cond=al abort
30 ldr\cond\()b \reg, [\ptr], #1
33 .macro str1w ptr reg abort
34 W(str) \reg, [\ptr], #4
41 .macro str1b ptr reg cond=al abort
42 str\cond\()b \reg, [\ptr], #1
/xen/xen/drivers/passthrough/vtd/
A Dutils.c37 val = dmar_readl(iommu->reg, DMAR_PMEN_REG); in disable_pmr()
42 dmar_writel(iommu->reg, DMAR_PMEN_REG, val & ~DMA_PMEN_EPM); in disable_pmr()
59 printk(" VER = %x\n", dmar_readl(iommu->reg, DMAR_VER_REG)); in print_iommu_regs()
66 dmar_readq(iommu->reg, cap_fault_reg_offset(cap))); in print_iommu_regs()
68 dmar_readq(iommu->reg, cap_fault_reg_offset(cap) + 8)); in print_iommu_regs()
71 printk(" GCMD = %x\n", dmar_readl(iommu->reg, DMAR_GCMD_REG)); in print_iommu_regs()
72 printk(" GSTS = %x\n", dmar_readl(iommu->reg, DMAR_GSTS_REG)); in print_iommu_regs()
75 printk(" FSTS = %x\n", dmar_readl(iommu->reg, DMAR_FSTS_REG)); in print_iommu_regs()
76 printk(" FECTL = %x\n", dmar_readl(iommu->reg, DMAR_FECTL_REG)); in print_iommu_regs()
190 status = dmar_readl(iommu->reg, DMAR_GSTS_REG); in vtd_dump_iommu_info()
[all …]
/xen/xen/arch/arm/platforms/
A Dbrcm.c175 u32 __iomem *reg; in brcm_cpu_release() local
179 reg = ioremap_nocache(regs.hif_cpu_reset_config, sizeof(u32)); in brcm_cpu_release()
180 if ( !reg ) in brcm_cpu_release()
188 tmp = readl(reg); in brcm_cpu_release()
190 writel(tmp, reg); in brcm_cpu_release()
192 iounmap(reg); in brcm_cpu_release()
199 u32 __iomem *reg; in brcm_set_boot_continuation() local
204 if ( !reg ) in brcm_set_boot_continuation()
211 writel(0, reg); in brcm_set_boot_continuation()
212 writel(pc, reg + 1); in brcm_set_boot_continuation()
[all …]

Completed in 37 milliseconds

123456