Home
last modified time | relevance | path

Searched defs:REG (Results 1 – 25 of 212) sorted by relevance

123456789

/linux/arch/sparc/include/asm/
A Dasm.h14 #define BRANCH_REG_ZERO(PREDICT, REG, DEST) \ argument
16 #define BRANCH_REG_ZERO_ANNUL(PREDICT, REG, DEST) \ argument
18 #define BRANCH_REG_NOT_ZERO(PREDICT, REG, DEST) \ argument
20 #define BRANCH_REG_NOT_ZERO_ANNUL(PREDICT, REG, DEST) \ argument
27 #define BRANCH_REG_ZERO(PREDICT, REG, DEST) \ argument
30 #define BRANCH_REG_ZERO_ANNUL(PREDICT, REG, DEST) \ argument
33 #define BRANCH_REG_NOT_ZERO(PREDICT, REG, DEST) \ argument
36 #define BRANCH_REG_NOT_ZERO_ANNUL(PREDICT, REG, DEST) \ argument
A Dtsb.h77 #define TSB_LOAD_QUAD(TSB, REG) \ argument
85 #define TSB_LOAD_TAG_HIGH(TSB, REG) \ argument
92 #define TSB_LOAD_TAG(TSB, REG) \ argument
/linux/tools/testing/selftests/powerpc/nx-gzip/include/
A Dnxu.h432 #define get32(ST, REG) (be32toh(ST.REG)) argument
433 #define getp32(ST, REG) (be32toh((ST)->REG)) argument
434 #define get64(ST, REG) (be64toh(ST.REG)) argument
435 #define getp64(ST, REG) (be64toh((ST)->REG)) argument
437 #define unget32(ST, REG) (get32(ST, REG) & ~((REG##_mask) \ argument
441 #define ungetp32(ST, REG) (getp32(ST, REG) & ~((REG##_mask) \ argument
454 #define putpnn(ST, REG, X) ((ST)->REG = htobe32(ungetp32(ST, REG) \ argument
457 #define put32(ST, REG, X) (ST.REG = htobe32(X)) argument
458 #define putp32(ST, REG, X) ((ST)->REG = htobe32(X)) argument
459 #define put64(ST, REG, X) (ST.REG = htobe64(X)) argument
[all …]
/linux/arch/arm64/kvm/hyp/nvhe/
A Dsys_regs.c319 #define AARCH32(REG) { SYS_DESC(REG), .access = pvm_access_id_aarch32 } argument
322 #define AARCH64(REG) { SYS_DESC(REG), .access = pvm_access_id_aarch64 } argument
325 #define RAZ_WI(REG) { SYS_DESC(REG), .access = pvm_access_raz_wi } argument
328 #define HOST_HANDLED(REG) { SYS_DESC(REG), .access = NULL } argument
/linux/drivers/gpu/drm/amd/display/dc/dcn301/
A Ddcn301_hubbub.c29 #define REG(reg)\ macro
40 #define REG(reg)\ macro
A Ddcn301_hwseq.c35 #define REG(reg)\ macro
/linux/arch/sparc/net/
A Dbpf_jit_comp_32.c68 #define SETHI(K, REG) \ argument
70 #define OR_LO(K, REG) \ argument
121 #define emit_clear(REG) \ argument
126 #define emit_set_const(K, REG) \ argument
220 #define emit_load_cpu(REG) \ argument
223 #define emit_load_cpu(REG) emit_clear(REG) argument
258 #define emit_read_y(REG) *prog++ = RD_Y | RD(REG) argument
259 #define emit_write_y(REG) *prog++ = WR_Y | IMMED | RS1(REG) | S13(0) argument
/linux/drivers/gpu/drm/amd/display/dc/dcn201/
A Ddcn201_hubbub.c30 #define REG(reg)\ macro
43 #define REG(reg)\ macro
A Ddcn201_opp.c30 #define REG(reg) \ macro
/linux/drivers/net/ethernet/freescale/fs_enet/
A Dmii-fec.c46 #define mk_mii_read(REG) (0x60020000 | ((REG & 0x1f) << 18)) argument
47 #define mk_mii_write(REG, VAL) (0x50020000 | ((REG & 0x1f) << 18) | (VAL & 0xffff)) argument
/linux/arch/arm64/kernel/
A Dhw_breakpoint.c59 #define READ_WB_REG_CASE(OFF, N, REG, VAL) \ argument
64 #define WRITE_WB_REG_CASE(OFF, N, REG, VAL) \ argument
69 #define GEN_READ_WB_REG_CASES(OFF, REG, VAL) \ argument
87 #define GEN_WRITE_WB_REG_CASES(OFF, REG, VAL) \ argument
/linux/drivers/scsi/
A Dsun3x_esp.c48 #define dma_read32(REG) \ argument
50 #define dma_write32(VAL, REG) \ argument
/linux/arch/mips/kvm/
A Dtrace.h143 #define KVM_TRACE_COP0(REG, SEL) ((KVM_TRACE_HWR_COP0 << 8) | \ argument
145 #define KVM_TRACE_HWR(REG, SEL) ((KVM_TRACE_HWR_HWR << 8) | \ argument
/linux/tools/perf/arch/riscv/util/
A Dunwind-libdw.c15 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
/linux/tools/perf/arch/csky/util/
A Dunwind-libdw.c15 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
/linux/tools/perf/arch/s390/util/
A Dunwind-libdw.c15 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
/linux/tools/perf/arch/arm/util/
A Dunwind-libdw.c13 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
/linux/tools/perf/arch/x86/util/
A Dunwind-libdw.c14 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
/linux/tools/perf/arch/arm64/util/
A Dunwind-libdw.c13 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
/linux/arch/arm64/include/asm/
A Dhw_breakpoint.h99 #define AARCH64_DBG_READ(N, REG, VAL) do {\ argument
103 #define AARCH64_DBG_WRITE(N, REG, VAL) do {\ argument
/linux/drivers/gpu/drm/amd/display/dc/dcn21/
A Ddcn21_hubbub.c31 #define REG(reg)\ macro
42 #define REG(reg)\ macro
/linux/tools/perf/arch/powerpc/util/
A Dunwind-libdw.c22 #define REG(r) ({ \ in libdw__arch_set_initial_registers() macro
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn10/
A Drv1_clk_mgr_clk.c47 #define REG(reg_name) \ macro
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_vmid.c31 #define REG(reg)\ macro
/linux/arch/sparc/kernel/
A Dpsycho_common.h15 #define PSYCHO_CONFIG_ENCODE(BUS, DEVFN, REG) \ argument

Completed in 30 milliseconds

123456789