Home
last modified time | relevance | path

Searched defs:phase (Results 1 – 23 of 23) sorted by relevance

/u-boot/arch/arm/mach-stm32mp/cmd_stm32prog/
A Dstm32prog_usb.c14 static int stm32prog_set_phase(struct stm32prog_data *data, u8 phase, in stm32prog_set_phase()
43 u8 phase; in stm32prog_cmd_write() local
79 int phase; in stm32prog_cmd_read() local
A Dstm32prog_serial.c107 static int stm32prog_read(struct stm32prog_data *data, u8 phase, u32 offset, in stm32prog_read()
516 int phase = data->phase; in get_phase_command() local
913 int phase = data->phase; in stm32prog_serial_loop() local
A Dstm32prog.c1111 char *name, int phase, int size) in stm32prog_alt_add_virt()
1128 int phase, i, alt_id; in dfu_init_entities() local
1505 int phase, i; in stm32prog_next_phase() local
A Dstm32prog.h122 unsigned int phase; member
/u-boot/drivers/ddr/marvell/axp/
A Dddr3_read_leveling.c92 u32 delay, phase, pup, cs; in ddr3_read_leveling_hw() local
182 u32 reg, cs, ecc, pup_num, phase, delay, pup; in ddr3_read_leveling_sw() local
339 u32 phase) in overrun()
404 u32 reg, delay, phase, pup, rd_sample_delay, add, locked_pups, in ddr3_read_leveling_single_cs_rl_mode() local
756 u32 reg, delay, phase, sum, pup, rd_sample_delay, add, locked_pups, in ddr3_read_leveling_single_cs_window_mode() local
A Dddr3_write_leveling.c68 u32 reg, phase, delay, cs, pup; in ddr3_write_leveling_hw() local
188 u32 cs, cnt, pup_num, sum, phase, delay, max_pup_num, pup, sdram_offset; in ddr3_wl_supplement() local
476 u32 reg, phase, delay, cs, pup, pup_num; in ddr3_write_leveling_hw_reg_dimm() local
1129 u32 reg, pup_num, delay, phase, phaseMax, max_pup_num, pup, in ddr3_write_leveling_single_cs() local
A Dddr3_hw_training.c549 void ddr3_write_pup_reg(u32 mode, u32 cs, u32 pup, u32 phase, u32 delay) in ddr3_write_pup_reg()
1050 u32 pup, reg, phase; in ddr3_get_min_max_rl_phase() local
/u-boot/arch/x86/include/asm/fsp/
A Dfsp_api.h29 enum fsp_phase phase; member
/u-boot/arch/x86/lib/fsp2/
A Dfsp_support.c110 u32 fsp_notify(struct fsp_header *fsp_hdr, u32 phase) in fsp_notify()
/u-boot/arch/x86/lib/fsp1/
A Dfsp_support.c169 u32 fsp_notify(struct fsp_header *fsp_hdr, u32 phase) in fsp_notify()
/u-boot/include/
A Defi_selftest.h151 const enum efi_test_phase phase; member
A Dspl.h164 static inline const char *spl_phase_name(enum u_boot_phase phase) in spl_phase_name()
A Dsym53c8xx.h525 #define WHEN(phase) (0x00030000 | (phase)) argument
526 #define IF(phase) (0x00020000 | (phase)) argument
/u-boot/arch/arm/mach-sunxi/
A Ddram_sun4i.c135 static void mctl_enable_dll0(u32 phase) in mctl_enable_dll0()
165 static void mctl_enable_dllx(u32 phase) in mctl_enable_dllx()
/u-boot/lib/efi_selftest/
A Defi_selftest.c212 void efi_st_do_tests(const u16 *testname, unsigned int phase, in efi_st_do_tests()
/u-boot/drivers/ddr/altera/
A Dsequencer.c299 static void scc_mgr_set_dqdqs_output_phase(u32 write_group, u32 phase) in scc_mgr_set_dqdqs_output_phase()
309 static void scc_mgr_set_dqs_en_phase(u32 read_group, u32 phase) in scc_mgr_set_dqs_en_phase()
411 u32 read_group, u32 phase) in scc_mgr_set_dqs_en_phase_all_ranks()
426 u32 write_group, u32 phase) in scc_mgr_set_dqdqs_output_phase_all_ranks()
2691 const u32 phase) in rw_mgr_mem_calibrate_guaranteed_write()
/u-boot/drivers/core/
A Ddevres.c47 enum devres_phase phase; member
/u-boot/drivers/usb/emul/
A Dsandbox_flash.c59 enum cmd_phase phase; member
/u-boot/drivers/net/octeontx/
A Dsmi.c40 int phase:8; member
/u-boot/drivers/nvme/
A Dnvme.c188 u16 phase = nvmeq->cq_phase; in nvme_submit_sync_cmd() local
/u-boot/drivers/ram/stm32mp1/
A Dstm32mp1_tuning.c56 u8 phase; /* DQS phase */ member
/u-boot/drivers/ddr/marvell/a38x/
A Dmv_ddr_regs.h263 #define TRN_DBG_RDY_INC_PH_2TO1_OFFS(phase) (TRN_DBG_RDY_INC_PH_2TO1_BASE + (phase) * 3) argument
/u-boot/drivers/net/
A Dmvpp2.c3610 enum mv_netc_phase phase) in gop_netc_mac_to_xgmii()
3628 enum mv_netc_phase phase) in gop_netc_mac_to_sgmii()
3653 static int gop_netc_init(struct mvpp2 *priv, enum mv_netc_phase phase) in gop_netc_init()

Completed in 47 milliseconds