Searched refs:CLK_TOP_SCP_SEL (Results 1 – 13 of 13) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| A D | mt7629-clk.h | 102 #define CLK_TOP_SCP_SEL 92 macro
|
| A D | mt7622-clk.h | 87 #define CLK_TOP_SCP_SEL 75 macro
|
| A D | mt6765-clk.h | 134 #define CLK_TOP_SCP_SEL 99 macro
|
| A D | mt8173-clk.h | 113 #define CLK_TOP_SCP_SEL 103 macro
|
| A D | mt2701-clk.h | 105 #define CLK_TOP_SCP_SEL 94 macro
|
| A D | mt8192-clk.h | 14 #define CLK_TOP_SCP_SEL 2 macro
|
| /linux/drivers/clk/mediatek/ |
| A D | clk-mt7629.c | 529 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents,
|
| A D | clk-mt7622.c | 561 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", ddrphycfg_parents,
|
| A D | clk-mt2701.c | 526 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents,
|
| A D | clk-mt8173.c | 568 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, 0x0090, 8, 3, 15),
|
| A D | clk-mt8192.c | 714 MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP_SEL, "scp_sel",
|
| A D | clk-mt6765.c | 376 MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, CLK_CFG_0,
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| A D | mt8173.dtsi | 562 clocks = <&topckgen CLK_TOP_SCP_SEL>;
|
Completed in 27 milliseconds