Home
last modified time | relevance | path

Searched refs:CLK_UART0 (Results 1 – 25 of 35) sorted by relevance

12

/linux/include/dt-bindings/clock/
A Dexynos5410.h36 #define CLK_UART0 257 macro
A Dactions,s500-cmu.h58 #define CLK_UART0 38 macro
A Dactions,s700-cmu.h58 #define CLK_UART0 36 macro
A Dactions,s900-cmu.h85 #define CLK_UART0 67 macro
A Dpistachio-clk.h39 #define CLK_UART0 48 macro
A Dexynos5250.h92 #define CLK_UART0 289 macro
A Ds5pv210.h161 #define CLK_UART0 143 macro
A Dexynos4.h150 #define CLK_UART0 312 macro
A Dexynos5420.h66 #define CLK_UART0 257 macro
A Dexynos3250.h222 #define CLK_UART0 216 macro
A Dsprd,sc9860-clk.h85 #define CLK_UART0 2 macro
/linux/Documentation/devicetree/bindings/clock/
A Dexynos5410-clock.txt48 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
/linux/drivers/clk/samsung/
A Dclk-exynos5410.c197 GATE(CLK_UART0, "uart0", "aclk66", GATE_IP_PERIC, 0, 0, 0),
A Dclk-s5pv210.c576 GATE(CLK_UART0, "uart0", "dout_pclkp", CLK_GATE_IP3, 17, 0, 0),
A Dclk-exynos5250.c573 GATE(CLK_UART0, "uart0", "div_aclk66", GATE_IP_PERIC, 0, 0, 0),
/linux/drivers/clk/pistachio/
A Dclk-pistachio.c35 GATE(CLK_UART0, "uart0", "uart0_div", 0x104, 16),
/linux/arch/arm/boot/dts/
A Ds5pv210.dtsi323 clocks = <&clocks CLK_UART0>, <&clocks CLK_UART0>,
A Dowl-s500.dtsi136 clocks = <&cmu CLK_UART0>;
A Dexynos5410.dtsi344 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
/linux/arch/arm64/boot/dts/actions/
A Ds700.dtsi119 clocks = <&cmu CLK_UART0>;
A Ds900.dtsi125 clocks = <&cmu CLK_UART0>;
/linux/arch/arm64/boot/dts/sprd/
A Dwhale2.dtsi80 <&ap_clk CLK_UART0>, <&ext_26m>;
/linux/drivers/clk/actions/
A Dowl-s500.c489 [CLK_UART0] = &uart0_clk.common.hw,
A Dowl-s700.c525 [CLK_UART0] = &clk_uart0.common.hw,
A Dowl-s900.c676 [CLK_UART0] = &uart0_clk.common.hw,

Completed in 30 milliseconds

12