| /linux/sound/soc/intel/catpt/ |
| A D | dsp.c | 212 catpt_updatel_shim(cdev, CS1, CATPT_CS_STALL, val); in catpt_dsp_stall()
214 return catpt_readl_poll_shim(cdev, CS1, in catpt_dsp_stall()
224 catpt_updatel_shim(cdev, CS1, CATPT_CS_RST, val); in catpt_dsp_reset()
226 return catpt_readl_poll_shim(cdev, CS1, in catpt_dsp_reset()
255 reg = catpt_readl_shim(cdev, CS1) & CATPT_CS_LPCS; in catpt_dsp_select_lpclock()
288 catpt_updatel_shim(cdev, CS1, mask, val); in catpt_dsp_select_lpclock()
319 catpt_writel_shim(cdev, CS1, CATPT_CS_DEFAULT); in catpt_dsp_set_regs_defaults()
356 catpt_updatel_shim(cdev, CS1, CATPT_CS_SBCS(0) | CATPT_CS_SBCS(1), in catpt_dsp_power_down()
418 catpt_updatel_shim(cdev, CS1, CATPT_CS_SBCS(0) | CATPT_CS_SBCS(1), in catpt_dsp_power_up()
|
| /linux/Documentation/ABI/testing/ |
| A D | sysfs-class-watchdog | 98 chip at CS1.
101 from (CS0->CS1, CS1->CS0) to (CS0->CS0,
102 CS1->CS1).
108 For alternate boot mode (booted from CS1 due to wdt2
|
| /linux/drivers/staging/fbtft/ |
| A D | fb_agm1264k-fl.c | 33 #define CS1 gpio.aux[1] macro
106 if (!par->CS1) { in verify_gpios()
136 par->CS1 = gpio->gpio; in request_gpios_match()
185 gpiod_set_value(par->CS1, 1); in write_reg8_bus8()
189 gpiod_set_value(par->CS1, 0); in write_reg8_bus8()
388 gpiod_set_value(par->CS1, 0); in write_vmem()
|
| /linux/Documentation/devicetree/bindings/iio/proximity/ |
| A D | semtech,sx9310.yaml | 53 0 1 - CS0 + CS1
54 1 2 - CS1 + CS2 (default)
55 0 1 2 3 - CS0 + CS1 + CS2 + CS3
|
| /linux/Documentation/devicetree/bindings/memory-controllers/ti/ |
| A D | emif.txt | 39 - cs1-used : Have this property if CS1 of this EMIF
41 part attached to CS1, it should be the same type as the one on CS0,
|
| /linux/arch/arm/boot/dts/ |
| A D | omap3430-sdp.dts | 51 <1 0 0x28000000 0x1000000>, /* CS1: 16MB for NAND */
104 reg = <1 0 4>; /* CS1, offset 0, IO size 4 */
|
| A D | intel-ixp46x-ixdp465.dts | 26 /* 32 MB of Flash mapped in at CS0 and CS1 */
|
| A D | armada-370-xp.dtsi | 271 <MBUS_ID(0x01, 0x5e) 0 0xffffffff>, /* CS1 */
289 <MBUS_ID(0x01, 0x5a) 0 0xffffffff>, /* CS1 */
|
| A D | intel-ixp42x-netgear-wg302v2.dts | 42 * mapped in at CS0 and CS1
|
| A D | armada-388-clearfog.dts | 176 * CS1:
|
| A D | intel-ixp42x-adi-coyote.dts | 43 * mapped in at CS0 and CS1
|
| A D | imx6dl-riotboard.dts | 414 MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09 0x000b1 /* CS1 */
428 MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25 0x000b1 /* CS1 */
|
| A D | imx6qdl-ts4900.dtsi | 166 MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x100b1 /* Onboard flash CS1# */
176 MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02 0x100b1 /* FPGA CS1# */
|
| A D | omap3-overo-common-lcd35.dtsi | 123 reg = <1>; /* CS1 */
|
| A D | imx6dl-colibri-eval-v3.dts | 234 /* weim memory map: 32MB on CS0, CS1, CS2 and CS3 */
|
| /linux/arch/arm64/boot/dts/microchip/ |
| A D | sparx5_pcb125.dts | 61 reg = <1>; /* CS1 */
|
| /linux/Documentation/devicetree/bindings/mtd/ |
| A D | arm,pl353-nand-r2p1.yaml | 43 0x2 0x0 0xe4000000 0x2000000>; /* SRAM/NOR CS1 region */
|
| A D | ti,am654-hbmc.yaml | 55 <0x1 0x0 0x5 0x04000000 0x4000000>; /* CS1 - 64MB */
|
| /linux/Documentation/devicetree/bindings/spi/ |
| A D | spi-fsl-lpspi.yaml | 40 i.MX8DXL-EVK board only uses CS1 without using CS0. Therefore, add
|
| A D | spi-orion.txt | 51 <MBUS_ID(0x01, 0x5e) 0 0xffffffff>, /* CS1 */
|
| /linux/arch/powerpc/boot/dts/ |
| A D | motionpro.dts | 94 // 8-bit DualPort SRAM on LocalPlus Bus CS1
|
| A D | charon.dts | 185 1 0 0xe0000000 0x04000000 // CS1 range, SM501
|
| /linux/Documentation/devicetree/bindings/bus/ |
| A D | qcom,ebi2.txt | 18 Also CS1 and CS2 has -A and -B signals. Why they have that is unclear to me.
25 CS1 GPIO39 (A) / GPIO123 (B) 0x1b000000-0x1b800000 (8MB)
|
| A D | socionext,uniphier-system-bus.yaml | 77 // - the Ethernet device is connected at the offset 0x01f00000 of CS1 and
|
| /linux/Documentation/devicetree/bindings/memory-controllers/ |
| A D | arm,pl353-smc.yaml | 120 0x2 0x0 0xe4000000 0x2000000>; /* SRAM/NOR CS1 region */
|