Home
last modified time | relevance | path

Searched refs:DCHUBBUB_GLOBAL_TIMER_CNTL (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_hwseq.h173 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
394 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
583 uint32_t DCHUBBUB_GLOBAL_TIMER_CNTL; member
757 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, mask_sh), \
813 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
872 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
912 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
925 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
968 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
1019 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/dcn201/
A Ddcn201_hubbub.h37 HUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh)
A Ddcn201_hwseq.c240 REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, 2); in dcn201_init_hw()
241 REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, 1); in dcn201_init_hw()
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_hubbub.h48 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
104 uint32_t DCHUBBUB_GLOBAL_TIMER_CNTL; member
168 HUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, mask_sh), \
A Ddcn10_hw_sequencer.c1394 REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, 1); in dcn10_init_hw()
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_hubbub.h60 HUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
A Ddcn20_hubbub.c547 REG_GET_2(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, &ref_div, in hubbub2_get_dchub_ref_freq()
A Ddcn20_hwseq.c2501 REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, 2); in dcn20_fpga_init_hw()
2502 REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, 1); in dcn20_fpga_init_hw()
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_hubbub.h56 HUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
A Ddcn30_hwseq.c454 REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, 1); in dcn30_init_hw()
/linux/drivers/gpu/drm/amd/display/dc/dcn31/
A Ddcn31_hubbub.h57 HUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
A Ddcn31_hwseq.c123 REG_UPDATE(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_ENABLE, 1); in dcn31_init_hw()
A Ddcn31_hubbub.c921 REG_GET_2(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, &ref_div, in hubbub31_get_dchub_ref_freq()
A Ddcn31_resource.c818 SR(DCHUBBUB_GLOBAL_TIMER_CNTL), \
880 HWS_SF(, DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \
/linux/drivers/gpu/drm/amd/display/dc/dcn21/
A Ddcn21_hubbub.h105 HUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \

Completed in 32 milliseconds