Searched refs:INVALID_PIPE (Results 1 – 13 of 13) sorted by relevance
141 if (intel_dp->pps.pps_pipe != INVALID_PIPE) in vlv_find_free_pps()153 return INVALID_PIPE; in vlv_find_free_pps()173 if (intel_dp->pps.pps_pipe != INVALID_PIPE) in vlv_power_sequencer_pipe()273 return INVALID_PIPE; in vlv_initial_pps_pipe()290 if (intel_dp->pps.pps_pipe == INVALID_PIPE) in vlv_initial_power_sequencer_setup()294 if (intel_dp->pps.pps_pipe == INVALID_PIPE) in vlv_initial_power_sequencer_setup()346 intel_dp->pps.pps_pipe = INVALID_PIPE; in intel_pps_reset_all()411 intel_dp->pps.pps_pipe == INVALID_PIPE) in edp_have_panel_power()424 intel_dp->pps.pps_pipe == INVALID_PIPE) in edp_have_panel_vdd()977 intel_dp->pps.pps_pipe = INVALID_PIPE; in vlv_detach_power_sequencer()[all …]
1200 skl_set_cdclk(dev_priv, &cdclk_config, INVALID_PIPE); in skl_cdclk_init_hw()1590 if (pipe == INVALID_PIPE) in bxt_cdclk_cd2x_pipe()1595 if (pipe == INVALID_PIPE) in bxt_cdclk_cd2x_pipe()1600 if (pipe == INVALID_PIPE) in bxt_cdclk_cd2x_pipe()1691 if (pipe != INVALID_PIPE) in bxt_set_cdclk()2035 if (pipe == INVALID_PIPE || in intel_set_cdclk_pre_plane_update()2064 if (pipe != INVALID_PIPE && in intel_set_cdclk_post_plane_update()2498 cdclk_state->pipe = INVALID_PIPE; in intel_cdclk_duplicate_state()2546 enum pipe pipe = INVALID_PIPE; in intel_modeset_calc_cdclk()2597 pipe = INVALID_PIPE; in intel_modeset_calc_cdclk()[all …]
172 return INVALID_PIPE; in intel_connector_get_pipe()
134 crtc_state->hsw_workaround_pipe = INVALID_PIPE; in intel_crtc_state_reset()
487 intel_dp->pps.active_pipe = INVALID_PIPE; in intel_dp_link_down()1276 return INVALID_PIPE; in vlv_active_pipe()
85 INVALID_PIPE = -1, enumerator
1005 intel_backlight_setup(intel_connector, INVALID_PIPE); in intel_lvds_init()
4853 enum pipe pipe = INVALID_PIPE; in intel_edp_init_connector()5001 intel_dp->pps.pps_pipe = INVALID_PIPE; in intel_dp_init_connector()5002 intel_dp->pps.active_pipe = INVALID_PIPE; in intel_dp_init_connector()
2730 if (IS_HASWELL(dev_priv) && hsw_workaround_pipe != INVALID_PIPE) { in hsw_crtc_enable()8425 enum pipe first_pipe = INVALID_PIPE, enabled_pipe = INVALID_PIPE; in hsw_mode_set_planes_workaround()8453 crtc_state->hsw_workaround_pipe = INVALID_PIPE; in hsw_mode_set_planes_workaround()8460 if (enabled_pipe != INVALID_PIPE) in hsw_mode_set_planes_workaround()8466 if (enabled_pipe != INVALID_PIPE) in hsw_mode_set_planes_workaround()
1960 intel_backlight_setup(intel_connector, INVALID_PIPE); in vlv_dsi_init()
2055 intel_backlight_setup(intel_connector, INVALID_PIPE); in icl_dsi_init()
85 (INVALID_PIPE)))); })
2378 enum pipe pipe = INVALID_PIPE; in gen11_dsi_te_interrupt_handler()
Completed in 67 milliseconds