Home
last modified time | relevance | path

Searched refs:LOW (Results 1 – 25 of 64) sorted by relevance

123

/linux/Documentation/devicetree/bindings/media/i2c/
A Dst,st-mipid02.txt45 - hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
46 LOW being the default.
47 - vsync-active: active state of the VSYNC signal, 0/1 for LOW/HIGH respectively.
48 LOW being the default.
A Dov7670.txt13 - hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
14 - vsync-active: active state of the VSYNC signal, 0/1 for LOW/HIGH respectively.
/linux/drivers/video/fbdev/omap/
A Dlcd_h3.c37 r = tps65010_set_gpio_out_value(GPIO1, LOW); in h3_panel_disable()
39 tps65010_set_gpio_out_value(GPIO2, LOW); in h3_panel_disable()
/linux/Documentation/devicetree/bindings/regulator/
A Dgpio-regulator.yaml46 0: LOW
48 Default is LOW if nothing else is specified.
71 active LOW.
A Dmaxim,max8973.yaml40 1 for HIGH and 0 for LOW.
/linux/Documentation/devicetree/bindings/sound/
A Dcs35l34.txt35 0x0 (Default) = Selected by AD0 input (if AD0 = LOW, use left channel),
37 0x1 = Selected by the inversion of the AD0 input (if AD0 = LOW, use right
/linux/tools/power/cpupower/bench/
A Dexample.cfg4 priority = LOW
/linux/Documentation/devicetree/bindings/mfd/
A Dmax77620.txt54 When FPS event cleared (set to LOW), regulators, GPIOs and 32KHz
99 event cleared (set to LOW) whether it
125 control) then, GPIO1/nRST_IO goes LOW.
A Drohm,bd9576-pmic.yaml36 the PMIC startup. If vout1-en is LOW during PMIC startup then the VOUT1
/linux/arch/arm64/boot/dts/renesas/
A Dhihope-rzg2-ex-lvds.dtsi20 * When GP1_20 is LOW LVDS0 is connected to the LVDS connector
/linux/include/linux/mfd/
A Dtps65010.h121 #define LOW 0 macro
/linux/arch/arm/boot/dts/
A Dmeson8b-ec100.dts67 * GPIOAO_7 (power LED, which has to go LOW as well).
79 * Needs to go LOW (together with the poweroff GPIO)
82 * the output to LOW signals the EC to start a
A Drk3228-evb.dts67 rockchip,hw-tshut-polarity = <1>; /* tshut polarity 0:LOW 1:HIGH */
A Drk3288-rock2-som.dtsi251 rockchip,hw-tshut-polarity = <0>; /* tshut polarity 0:LOW 1:HIGH */
A Dste-href-ab8500.dtsi226 * Pins 26 and 35 muxed in as GPIO, and configured as OUTPUT LOW
/linux/drivers/s390/crypto/
A Dzcrypt_msgtype6.h103 #define LOW 10 macro
/linux/Documentation/devicetree/bindings/media/
A Dvideo-interfaces.yaml117 Active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
123 Active state of the VSYNC signal, 0/1 for LOW/HIGH respectively. Note,
155 Active state of Sync-on-green (SoG) signal, 0/1 for LOW/HIGH respectively.
/linux/Documentation/userspace-api/media/cec/
A Dcec-ioc-dqevent.rst153 * .. _`CEC-EVENT-PIN-CEC-LOW`:
167 * .. _`CEC-EVENT-PIN-HPD-LOW`:
185 * .. _`CEC-EVENT-PIN-5V-LOW`:
/linux/Documentation/devicetree/bindings/thermal/
A Drockchip-thermal.yaml67 description: The hardware-controlled active polarity 0:LOW 1:HIGH.
/linux/arch/arm64/boot/dts/rockchip/
A Drk3368-evb.dtsi225 rockchip,hw-tshut-polarity = <0>; /* tshut polarity 0:LOW 1:HIGH */
/linux/Documentation/devicetree/bindings/net/
A Dmediatek-bluetooth.txt66 - boot-gpios: GPIO same to the pin as UART RXD and used to keep LOW when
/linux/Documentation/devicetree/bindings/clock/
A Dsilabs,si5351.txt54 0 = clock output is driven LOW when disabled
/linux/Documentation/driver-api/iio/
A Dbuffers.rst57 |D3 |D2 |D1 |D0 | X | X | X | X | (LOW byte, address 0x06)
/linux/Documentation/devicetree/bindings/pinctrl/
A Dpinctrl-max77620.txt73 FPS input event set to LOW.
/linux/drivers/nfc/st95hf/
A Dcore.c77 #define LOW 0 macro
460 gpio_set_value(st95con->enable_gpio, LOW); in st95hf_send_st95enable_negativepulse()

Completed in 16 milliseconds

123