| /linux/arch/alpha/include/asm/ |
| A D | irq.h | 31 # define NR_IRQS (32768 + 16) /* marvel - 32 pids */ macro
39 # define NR_IRQS 35 macro
44 # define NR_IRQS 32 macro
51 # define NR_IRQS 48 macro
55 # define NR_IRQS 40 macro
60 # define NR_IRQS 64 macro
63 #define NR_IRQS 80 macro
68 # define NR_IRQS 128 macro
71 # define NR_IRQS 2048 /* enuff for 8 QBBs */ macro
74 # define NR_IRQS (32768 + 16) /* marvel - 32 pids*/ macro
[all …]
|
| /linux/arch/m68k/include/asm/ |
| A D | irq.h | 14 #define NR_IRQS 256 macro
16 #define NR_IRQS 200 macro
18 #define NR_IRQS 141 macro
20 #define NR_IRQS 72 macro
22 #define NR_IRQS 43 macro
24 #define NR_IRQS 32 macro
26 #define NR_IRQS 24 macro
28 #define NR_IRQS 8 macro
30 #define NR_IRQS 0 macro
|
| /linux/arch/ia64/kernel/ |
| A D | irq.c | 55 static char irq_redir [NR_IRQS]; // = { [0 ... NR_IRQS-1] = 1 };
59 if (irq < NR_IRQS) { in set_irq_affinity_info()
74 unsigned int vectors_in_migration[NR_IRQS];
84 for (irq=0; irq < NR_IRQS; irq++) { in migrate_irqs()
162 for (irq=0; irq < NR_IRQS; irq++) { in fixup_irqs()
|
| A D | irq_ia64.c | 72 struct irq_cfg irq_cfg[NR_IRQS] __read_mostly = {
73 [0 ... NR_IRQS - 1] = {
87 static int irq_status[NR_IRQS] = {
88 [0 ... NR_IRQS -1] = IRQ_UNUSED
95 for (irq = IA64_FIRST_DEVICE_VECTOR; irq < NR_IRQS; irq++) in find_unassigned_irq()
126 BUG_ON((unsigned)irq >= NR_IRQS); in __bind_irq_vector()
162 BUG_ON((unsigned)irq >= NR_IRQS); in __clear_irq_vector()
239 for (irq = 0; irq < NR_IRQS; ++irq) { in __setup_vector_irq()
516 extern unsigned int vectors_in_migration[NR_IRQS]; in ia64_process_pending_intr()
|
| /linux/arch/sparc/kernel/ |
| A D | irq_32.c | 113 static struct irq_bucket irq_table[NR_IRQS];
129 for (i = 1; i < NR_IRQS; i++) { in irq_alloc()
134 for (i = 1; i < NR_IRQS; i++) { in irq_alloc()
139 if (i < NR_IRQS) { in irq_alloc()
163 BUG_ON(irq >= NR_IRQS); in irq_link()
181 BUG_ON(irq >= NR_IRQS); in irq_unlink()
254 cpu_irq = (irq & (NR_IRQS - 1)); in sparc_floppy_request_irq()
|
| /linux/arch/x86/include/asm/ |
| A D | irq_vectors.h | 137 #define NR_IRQS \ macro
142 #define NR_IRQS (NR_VECTORS + IO_APIC_VECTOR_LIMIT) macro
144 #define NR_IRQS (NR_VECTORS + CPU_VECTOR_LIMIT) macro
146 #define NR_IRQS NR_IRQS_LEGACY macro
|
| /linux/tools/arch/x86/include/asm/ |
| A D | irq_vectors.h | 137 #define NR_IRQS \ macro
142 #define NR_IRQS (NR_VECTORS + IO_APIC_VECTOR_LIMIT) macro
144 #define NR_IRQS (NR_VECTORS + CPU_VECTOR_LIMIT) macro
146 #define NR_IRQS NR_IRQS_LEGACY macro
|
| /linux/arch/mips/include/asm/mach-db1x00/ |
| A D | irq.h | 12 #ifdef NR_IRQS
13 #undef NR_IRQS
21 #define NR_IRQS 152 macro
|
| /linux/arch/arm/mach-spear/include/mach/ |
| A D | irqs.h | 17 #define NR_IRQS 256 macro
27 #define NR_IRQS (IRQ_VIC_END + VIRTUAL_IRQS) macro
32 #define NR_IRQS IRQ_GIC_END macro
|
| /linux/arch/mips/vr41xx/common/ |
| A D | irq.c | 18 static irq_cascade_t irq_cascade[NR_IRQS] __cacheline_aligned;
24 if (irq >= NR_IRQS) in cascade_irq()
48 if (irq >= NR_IRQS) { in irq_dispatch()
|
| /linux/include/asm-generic/ |
| A D | irq.h | 10 #ifndef NR_IRQS
11 #define NR_IRQS 64 macro
|
| /linux/arch/mips/include/asm/mach-generic/ |
| A D | irq.h | 11 #ifndef NR_IRQS
12 #define NR_IRQS 256 macro
|
| /linux/arch/h8300/include/asm/ |
| A D | irq.h | 6 #define NR_IRQS 64 macro
11 #define NR_IRQS 128 macro
|
| /linux/arch/um/include/asm/ |
| A D | irq.h | 37 #define NR_IRQS (UM_LAST_SIGNAL_IRQ + 64) macro
39 #define NR_IRQS UM_LAST_SIGNAL_IRQ macro
|
| /linux/arch/arm/mach-sa1100/include/mach/ |
| A D | irqs.h | 98 #ifndef NR_IRQS
99 #define NR_IRQS (IRQ_BOARD_START + NR_IRQS_LOCOMO) macro
|
| /linux/arch/mips/txx9/jmr3927/ |
| A D | irq.c | 42 #if JMR3927_IRQ_END > NR_IRQS
43 #error JMR3927_IRQ_END > NR_IRQS
|
| /linux/drivers/irqchip/ |
| A D | irq-xtensa-pic.c | 94 irq_domain_add_legacy(NULL, NR_IRQS - 1, 1, 0, in xtensa_pic_init_legacy()
104 irq_domain_add_linear(np, NR_IRQS, &xtensa_irq_domain_ops, in xtensa_pic_init()
|
| A D | irq-pic32-evic.c | 36 u32 irq_types[NR_IRQS];
173 if (WARN_ON(intspec[0] >= NR_IRQS)) in pic32_irq_domain_xlate()
220 nchips = DIV_ROUND_UP(NR_IRQS, 32); in pic32_of_init()
|
| A D | irq-xtensa-mx.c | 157 irq_domain_add_legacy(NULL, NR_IRQS - 1, 1, 0, in xtensa_mx_init_legacy()
169 irq_domain_add_linear(np, NR_IRQS, &xtensa_mx_irq_domain_ops, in xtensa_mx_init()
|
| /linux/arch/m68k/coldfire/ |
| A D | intc.c | 28 unsigned char mcf_irq2imr[NR_IRQS];
144 for (irq = 0; (irq < NR_IRQS); irq++) { in init_IRQ()
|
| /linux/kernel/irq/ |
| A D | irqdesc.c | 130 int nr_irqs = NR_IRQS;
531 NR_IRQS, nr_irqs, initcnt); in early_irq_init()
552 struct irq_desc irq_desc[NR_IRQS] __cacheline_aligned_in_smp = {
553 [0 ... NR_IRQS-1] = {
567 printk(KERN_INFO "NR_IRQS: %d\n", NR_IRQS); in early_irq_init()
585 return (irq < NR_IRQS) ? irq_desc + irq : NULL; in irq_to_desc()
|
| /linux/arch/mips/rb532/ |
| A D | irq.c | 55 #if (NR_IRQS < RC32434_NR_IRQS)
205 pr_info("Initializing IRQ's: %d out of %d\n", RC32434_NR_IRQS, NR_IRQS); in arch_init_irq()
|
| /linux/arch/arm/mach-s3c/include/mach/ |
| A D | irqs-s3c24xx.h | 190 #define NR_IRQS (IRQ_S3C2416_I2S1 + 1) macro
192 #define NR_IRQS (IRQ_S3C2443_AC97 + 1) macro
|
| /linux/arch/arm/mach-iop32x/include/mach/ |
| A D | irqs.h | 12 #define NR_IRQS 32 macro
|
| /linux/arch/mips/include/asm/mach-ar7/ |
| A D | irq.h | 12 #define NR_IRQS 256 macro
|