Home
last modified time | relevance | path

Searched refs:PACKET3_CONTEXT_CONTROL (Results 1 – 20 of 20) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
A Dsi_enums.h192 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Dsoc15d.h99 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Dnvd.h76 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Dvid.h131 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Dcikd.h249 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Dgfx_v7_0.c2338 amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v7_ring_emit_cntxcntl()
2552 amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v7_0_cp_gfx_start()
4000 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v7_0_get_csb_buffer()
A Dsid.h1687 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Dgfx_v6_0.c2888 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v6_0_get_csb_buffer()
2977 amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v6_ring_emit_cntxcntl()
A Dgfx_v8_0.c1267 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v8_0_get_csb_buffer()
4205 amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v8_0_cp_gfx_start()
6366 amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v8_ring_emit_cntxcntl()
A Dgfx_v9_0.c1770 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v9_0_get_csb_buffer()
3287 amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v9_0_cp_gfx_start()
5642 amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v9_ring_emit_cntxcntl()
A Dgfx_v10_0.c4406 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v10_0_get_csb_buffer()
6234 amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v10_0_cp_gfx_start()
8770 amdgpu_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in gfx_v10_0_ring_emit_cntxcntl()
/linux/drivers/gpu/drm/radeon/
A Dnid.h1179 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Dsid.h1624 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Dcikd.h1717 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Devergreen_cs.c1826 case PACKET3_CONTEXT_CONTROL: in evergreen_packet3_check()
3376 case PACKET3_CONTEXT_CONTROL: in evergreen_vm_packet3_check()
A Devergreend.h1564 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Dsi.c4552 case PACKET3_CONTEXT_CONTROL: in si_vm_packet3_gfx_check()
4665 case PACKET3_CONTEXT_CONTROL: in si_vm_packet3_compute_check()
5724 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in si_get_csb_buffer()
A Dr600d.h1600 #define PACKET3_CONTEXT_CONTROL 0x28 macro
A Dr600_cs.c1690 case PACKET3_CONTEXT_CONTROL: in r600_packet3_check()
A Dcik.c3999 radeon_ring_write(ring, PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in cik_cp_gfx_start()
6713 buffer[count++] = cpu_to_le32(PACKET3(PACKET3_CONTEXT_CONTROL, 1)); in cik_get_csb_buffer()

Completed in 195 milliseconds