Home
last modified time | relevance | path

Searched refs:PLL_PWR_ON (Results 1 – 2 of 2) sorted by relevance

/linux/drivers/phy/mediatek/
A Dphy-mtk-ufs.c19 #define PLL_PWR_ON BIT(11) macro
88 mphy_set_bit(phy, MP_GLB_DIG_8C, PLL_PWR_ON); in ufs_mtk_phy_set_active()
137 mphy_clr_bit(phy, MP_GLB_DIG_8C, PLL_PWR_ON); in ufs_mtk_phy_set_deep_hibern()
/linux/arch/arm/mach-bcm/
A Dbcm63xx_pmb.c20 #define PLL_PWR_ON BIT(8) macro

Completed in 5 milliseconds