Searched refs:armada_reg_queue_mod (Results 1 – 4 of 4) sorted by relevance
| /linux/drivers/gpu/drm/armada/ |
| A D | armada_crtc.h | 18 #define armada_reg_queue_mod(_r, _i, _v, _m, _o) \ macro
28 armada_reg_queue_mod(_r, _i, _v, ~0, _o)
31 armada_reg_queue_mod(_r, _i, 0, 0, ~0)
|
| A D | armada_plane.c | 167 armada_reg_queue_mod(regs, idx, 0, val, LCD_SPU_SRAM_PARA1); in armada_drm_primary_plane_atomic_update()
186 armada_reg_queue_mod(regs, idx, armada_pitch(new_state, 0), in armada_drm_primary_plane_atomic_update()
220 armada_reg_queue_mod(regs, idx, cfg, cfg_mask, in armada_drm_primary_plane_atomic_update()
249 armada_reg_queue_mod(regs, idx, 0, CFG_GRA_ENA, LCD_SPU_DMA_CTRL0); in armada_drm_primary_plane_atomic_disable()
250 armada_reg_queue_mod(regs, idx, CFG_PDWN256x32 | CFG_PDWN256x24 | in armada_drm_primary_plane_atomic_disable()
|
| A D | armada_overlay.c | 96 armada_reg_queue_mod(regs, idx, in armada_drm_overlay_plane_atomic_update()
173 armada_reg_queue_mod(regs, idx, cfg, cfg_mask, in armada_drm_overlay_plane_atomic_update()
189 armada_reg_queue_mod(regs, idx, val, CFG_CSC_MASK, in armada_drm_overlay_plane_atomic_update()
206 armada_reg_queue_mod(regs, idx, val, CFG_CKMODE_MASK | in armada_drm_overlay_plane_atomic_update()
213 armada_reg_queue_mod(regs, idx, val, ADV_GRACOLORKEY | in armada_drm_overlay_plane_atomic_update()
242 armada_reg_queue_mod(regs, idx, 0, CFG_DMA_ENA, LCD_SPU_DMA_CTRL0); in armada_drm_overlay_plane_atomic_disable()
243 armada_reg_queue_mod(regs, idx, CFG_PDWN16x66 | CFG_PDWN32x66, 0, in armada_drm_overlay_plane_atomic_disable()
|
| A D | armada_crtc.c | 385 armada_reg_queue_mod(regs, i, dcrtc->v[0].spu_adv_reg, in armada_drm_crtc_mode_set_nofb()
390 armada_reg_queue_mod(regs, i, val, CFG_VSYNC_INV, LCD_SPU_DMA_CTRL1); in armada_drm_crtc_mode_set_nofb()
407 armada_reg_queue_mod(regs, i, val, CFG_INV_CSYNC | CFG_INV_HSYNC | in armada_drm_crtc_mode_set_nofb()
|
Completed in 7 milliseconds