Home
last modified time | relevance | path

Searched refs:ath5k_hw_reg_write (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/net/wireless/ath/ath5k/
A Dreset.c257 ath5k_hw_reg_write(ah, usec_reg, AR5K_USEC); in ath5k_hw_init_core_clock()
299 ath5k_hw_reg_write(ah, 0x1f, AR5K_PHY_SCR); in ath5k_hw_set_sleep_clock()
528 ath5k_hw_reg_write(ah, in ath5k_hw_set_power_mode()
855 ath5k_hw_reg_write(ah, in ath5k_hw_tweak_initval_settings()
898 ath5k_hw_reg_write(ah, fast_adc, in ath5k_hw_tweak_initval_settings()
947 ath5k_hw_reg_write(ah, in ath5k_hw_tweak_initval_settings()
1002 ath5k_hw_reg_write(ah, in ath5k_hw_commit_eeprom_settings()
1023 ath5k_hw_reg_write(ah, in ath5k_hw_commit_eeprom_settings()
1081 ath5k_hw_reg_write(ah, in ath5k_hw_commit_eeprom_settings()
1312 ath5k_hw_reg_write(ah, s_seq[i], in ath5k_hw_reset()
[all …]
A Dpcu.c311 ath5k_hw_reg_write(ah, tx_time, reg); in ath5k_hw_write_rate_duration()
317 ath5k_hw_reg_write(ah, tx_time, in ath5k_hw_write_rate_duration()
385 ath5k_hw_reg_write(ah, low_id, AR5K_STA_ID0); in ath5k_hw_set_lladdr()
413 ath5k_hw_reg_write(ah, in ath5k_hw_set_bssid()
416 ath5k_hw_reg_write(ah, in ath5k_hw_set_bssid()
634 ath5k_hw_reg_write(ah, val, AR5K_BEACON); in ath5k_hw_reset_tsf()
635 ath5k_hw_reg_write(ah, val, AR5K_BEACON); in ath5k_hw_reset_tsf()
695 ath5k_hw_reg_write(ah, 0, AR5K_TIMER0); in ath5k_hw_init_beacon_timers()
698 ath5k_hw_reg_write(ah, timer1, AR5K_TIMER1); in ath5k_hw_init_beacon_timers()
699 ath5k_hw_reg_write(ah, timer2, AR5K_TIMER2); in ath5k_hw_init_beacon_timers()
[all …]
A Ddma.c50 ath5k_hw_reg_write(ah, AR5K_CR_RXE, AR5K_CR); in ath5k_hw_start_rx_dma()
63 ath5k_hw_reg_write(ah, AR5K_CR_RXD, AR5K_CR); in ath5k_hw_stop_rx_dma()
106 ath5k_hw_reg_write(ah, phys_addr, AR5K_RXDP); in ath5k_hw_set_rxdp()
164 ath5k_hw_reg_write(ah, tx_queue, AR5K_CR); in ath5k_hw_start_tx_dma()
213 ath5k_hw_reg_write(ah, 0, AR5K_BSR); in ath5k_hw_stop_tx_dma()
220 ath5k_hw_reg_write(ah, tx_queue, AR5K_CR); in ath5k_hw_stop_tx_dma()
260 ath5k_hw_reg_write(ah, in ath5k_hw_stop_tx_dma()
266 ath5k_hw_reg_write(ah, in ath5k_hw_stop_tx_dma()
307 ath5k_hw_reg_write(ah, 0, AR5K_QCU_TXD); in ath5k_hw_stop_tx_dma()
431 ath5k_hw_reg_write(ah, phys_addr, tx_reg); in ath5k_hw_set_txdp()
[all …]
A Dattach.c58 ath5k_hw_reg_write(ah, var_pattern, cur_reg); in ath5k_hw_post()
68 ath5k_hw_reg_write(ah, var_pattern, cur_reg); in ath5k_hw_post()
73 ath5k_hw_reg_write(ah, var_pattern, cur_reg); in ath5k_hw_post()
83 ath5k_hw_reg_write(ah, var_pattern, cur_reg); in ath5k_hw_post()
87 ath5k_hw_reg_write(ah, init_val, cur_reg); in ath5k_hw_post()
276 ath5k_hw_reg_write(ah, 0x9248fc00, AR5K_PCIE_SERDES); in ath5k_hw_init()
277 ath5k_hw_reg_write(ah, 0x24924924, AR5K_PCIE_SERDES); in ath5k_hw_init()
280 ath5k_hw_reg_write(ah, 0x28000039, AR5K_PCIE_SERDES); in ath5k_hw_init()
281 ath5k_hw_reg_write(ah, 0x53160824, AR5K_PCIE_SERDES); in ath5k_hw_init()
292 ath5k_hw_reg_write(ah, 0x001defff, AR5K_PCIE_SERDES); in ath5k_hw_init()
[all …]
A Dqcu.c291 ath5k_hw_reg_write(ah, in ath5k_hw_set_tx_retry_limits()
304 ath5k_hw_reg_write(ah, in ath5k_hw_set_tx_retry_limits()
340 ath5k_hw_reg_write(ah, in ath5k_hw_reset_tx_queue()
367 ath5k_hw_reg_write(ah, AR5K_REG_SM(tq->tqi_cbr_period, in ath5k_hw_reset_tx_queue()
383 ath5k_hw_reg_write(ah, AR5K_REG_SM(tq->tqi_ready_time, in ath5k_hw_reset_tx_queue()
389 ath5k_hw_reg_write(ah, AR5K_REG_SM(tq->tqi_burst_time, in ath5k_hw_reset_tx_queue()
406 ath5k_hw_reg_write(ah, AR5K_DCU_MISC_BACKOFF_FRAG, in ath5k_hw_reset_tx_queue()
434 ath5k_hw_reg_write(ah, ((tq->tqi_ready_time - in ath5k_hw_reset_tx_queue()
536 ath5k_hw_reg_write(ah, 0, AR5K_TXNOFRM); in ath5k_hw_reset_tx_queue()
650 ath5k_hw_reg_write(ah, (difs_clock << in ath5k_hw_set_ifs_intervals()
[all …]
A Dani.c549 ath5k_hw_reg_write(ah, 0, AR5K_OFDM_FIL_CNT); in ath5k_ani_mib_intr()
550 ath5k_hw_reg_write(ah, 0, AR5K_CCK_FIL_CNT); in ath5k_ani_mib_intr()
611 ath5k_hw_reg_write(ah, AR5K_PHY_ERR_FIL_CCK, AR5K_PHYERR_CNT2_MASK); in ath5k_enable_phy_err_counters()
614 ath5k_hw_reg_write(ah, 0, AR5K_OFDM_FIL_CNT); in ath5k_enable_phy_err_counters()
615 ath5k_hw_reg_write(ah, 0, AR5K_CCK_FIL_CNT); in ath5k_enable_phy_err_counters()
627 ath5k_hw_reg_write(ah, 0, AR5K_PHYERR_CNT1); in ath5k_disable_phy_err_counters()
628 ath5k_hw_reg_write(ah, 0, AR5K_PHYERR_CNT2); in ath5k_disable_phy_err_counters()
629 ath5k_hw_reg_write(ah, 0, AR5K_PHYERR_CNT1_MASK); in ath5k_disable_phy_err_counters()
630 ath5k_hw_reg_write(ah, 0, AR5K_PHYERR_CNT2_MASK); in ath5k_disable_phy_err_counters()
633 ath5k_hw_reg_write(ah, 0, AR5K_OFDM_FIL_CNT); in ath5k_disable_phy_err_counters()
[all …]
A Dphy.c107 ath5k_hw_reg_write(ah, 0x00001c16, AR5K_PHY(0x34)); in ath5k_hw_radio_revision()
1205 ath5k_hw_reg_write(ah, data, AR5K_RF_BUFFER); in ath5k_hw_rf5110_channel()
1632 ath5k_hw_reg_write(ah, val, AR5K_PHY_NF); in ath5k_hw_update_noise_floor()
1647 ath5k_hw_reg_write(ah, val, AR5K_PHY_NF); in ath5k_hw_update_noise_floor()
1747 ath5k_hw_reg_write(ah, phy_sig, AR5K_PHY_SIG); in ath5k_hw_rf5110_calibrate()
2065 ath5k_hw_reg_write(ah, in ath5k_hw_set_spur_mitigation_filter()
2111 ath5k_hw_reg_write(ah, 0, AR5K_PHY_TIMING_7); in ath5k_hw_set_spur_mitigation_filter()
2116 ath5k_hw_reg_write(ah, 0, AR5K_PHY_TIMING_9); in ath5k_hw_set_spur_mitigation_filter()
3034 ath5k_hw_reg_write(ah, in ath5k_write_pcdac_table()
3177 ath5k_hw_reg_write(ah, in ath5k_combine_pwr_to_pdadc_curves()
[all …]
A Dgpio.c111 ath5k_hw_reg_write(ah, in ath5k_hw_set_gpio_input()
129 ath5k_hw_reg_write(ah, in ath5k_hw_set_gpio_output()
172 ath5k_hw_reg_write(ah, data, AR5K_GPIODO); in ath5k_hw_set_gpio()
205 ath5k_hw_reg_write(ah, interrupt_level ? data : in ath5k_hw_set_gpio_intr()
A Dinitvals.c1402 ath5k_hw_reg_write(ah, ini_regs[i].ini_value, in ath5k_hw_ini_registers()
1424 ath5k_hw_reg_write(ah, ini_mode[i].mode_value[mode], in ath5k_hw_ini_mode_registers()
1521 ath5k_hw_reg_write(ah, 0x00004000, in ath5k_hw_write_initvals()
1523 ath5k_hw_reg_write(ah, 0x081b7caa, in ath5k_hw_write_initvals()
1542 ath5k_hw_reg_write(ah, 0x00180a65, AR5K_PHY_GAIN); in ath5k_hw_write_initvals()
1545 ath5k_hw_reg_write(ah, 0x00004000, AR5K_PHY_AGC); in ath5k_hw_write_initvals()
1548 ath5k_hw_reg_write(ah, 0x800000a8, 0x8140); in ath5k_hw_write_initvals()
1549 ath5k_hw_reg_write(ah, 0x000000ff, 0x9958); in ath5k_hw_write_initvals()
A Dath5k.h125 ath5k_hw_reg_write(ah, (ath5k_hw_reg_read(ah, _reg) & ~(_flags)) | \
129 ath5k_hw_reg_write(ah, (ath5k_hw_reg_read(ah, _reg) & \
133 ath5k_hw_reg_write(ah, ath5k_hw_reg_read(ah, _reg) | (_flags), _reg)
136 ath5k_hw_reg_write(ah, ath5k_hw_reg_read(ah, _reg) & ~(_flags), _reg)
143 ath5k_hw_reg_write(ah, (1 << _queue), _reg)
1671 static inline void ath5k_hw_reg_write(struct ath5k_hw *ah, u32 val, u16 reg) in ath5k_hw_reg_write() function
1683 static inline void ath5k_hw_reg_write(struct ath5k_hw *ah, u32 val, u16 reg) in ath5k_hw_reg_write() function
A Dpci.c89 ath5k_hw_reg_write(ah, offset, AR5K_EEPROM_BASE); in ath5k_pci_eeprom_read()
A Dbase.c240 ath5k_hw_reg_write(ah, val, reg_offset); in ath5k_iowrite32()

Completed in 30 milliseconds