Home
last modified time | relevance | path

Searched refs:bit_width (Results 1 – 25 of 69) sorted by relevance

123

/linux/drivers/acpi/acpica/
A Dexregion.c37 u32 bit_width, in acpi_ex_system_memory_space_handler() argument
56 switch (bit_width) { in acpi_ex_system_memory_space_handler()
80 bit_width)); in acpi_ex_system_memory_space_handler()
214 switch (bit_width) { in acpi_ex_system_memory_space_handler()
245 switch (bit_width) { in acpi_ex_system_memory_space_handler()
304 u32 bit_width, in acpi_ex_system_io_space_handler() argument
364 u32 bit_width, in acpi_ex_pci_config_space_handler() argument
401 bit_width); in acpi_ex_pci_config_space_handler()
442 u32 bit_width, in acpi_ex_cmos_space_handler() argument
475 u32 bit_width, in acpi_ex_pci_bar_space_handler() argument
[all …]
A Dhwregs.c125 u8 bit_width; in acpi_hw_validate_register() local
166 bit_width = in acpi_hw_validate_register()
199 u32 bit_width; in acpi_hw_read() local
221 bit_width = reg->bit_offset + reg->bit_width; in acpi_hw_read()
229 while (bit_width) { in acpi_hw_read()
262 bit_width -= in acpi_hw_read()
263 bit_width > access_width ? access_width : bit_width; in acpi_hw_read()
294 u32 bit_width; in acpi_hw_write() local
312 bit_width = reg->bit_offset + reg->bit_width; in acpi_hw_write()
355 bit_width -= in acpi_hw_write()
[all …]
A Dhwvalid.c18 acpi_hw_validate_io_request(acpi_io_address address, u32 bit_width);
90 acpi_hw_validate_io_request(acpi_io_address address, u32 bit_width) in acpi_hw_validate_io_request() argument
101 if ((bit_width != 8) && (bit_width != 16) && (bit_width != 32)) { in acpi_hw_validate_io_request()
103 "Bad BitWidth parameter: %8.8X", bit_width)); in acpi_hw_validate_io_request()
108 byte_width = ACPI_DIV_8(bit_width); in acpi_hw_validate_io_request()
310 acpi_status acpi_hw_validate_io_block(u64 address, u32 bit_width, u32 count) in acpi_hw_validate_io_block() argument
316 bit_width); in acpi_hw_validate_io_block()
320 address += ACPI_DIV_8(bit_width); in acpi_hw_validate_io_block()
A Dtbfadt.c163 u8 bit_width; in acpi_tb_init_generic_address() local
169 bit_width = (u8)(byte_width * 8); in acpi_tb_init_generic_address()
184 bit_width = 255; in acpi_tb_init_generic_address()
196 generic_address->bit_width = bit_width; in acpi_tb_init_generic_address()
562 (address64->bit_width != in acpi_tb_convert_fadt()
569 bit_width)); in acpi_tb_convert_fadt()
668 target64->bit_width)) { in acpi_tb_setup_fadt_registers()
672 target64->bit_width, in acpi_tb_setup_fadt_registers()
678 target64->bit_width = in acpi_tb_setup_fadt_registers()
690 ACPI_DIV_16(acpi_gbl_FADT.xpm1a_event_block.bit_width); in acpi_tb_setup_fadt_registers()
A Dacinterp.h488 u32 bit_width,
496 u32 bit_width,
503 u32 bit_width,
510 u32 bit_width,
517 u32 bit_width,
524 u32 bit_width,
532 u32 bit_width,
539 u32 bit_width,
/linux/arch/ia64/hp/common/
A Daml_nfw.c76 static void aml_nfw_read_arg(u8 *offset, u32 bit_width, u64 *value) in aml_nfw_read_arg() argument
78 switch (bit_width) { in aml_nfw_read_arg()
94 static void aml_nfw_write_arg(u8 *offset, u32 bit_width, u64 *value) in aml_nfw_write_arg() argument
96 switch (bit_width) { in aml_nfw_write_arg()
113 u32 bit_width, u64 *value, void *handler_context, in aml_nfw_handler() argument
119 if (bit_width != 8 && bit_width != 16 && in aml_nfw_handler()
120 bit_width != 32 && bit_width != 64) in aml_nfw_handler()
123 if (address + (bit_width >> 3) > sizeof(struct ia64_nfw_context)) in aml_nfw_handler()
130 aml_nfw_read_arg(offset, bit_width, value); in aml_nfw_handler()
133 aml_nfw_write_arg(offset, bit_width, value); in aml_nfw_handler()
/linux/sound/soc/qcom/qdsp6/
A Dq6adm.c44 int bit_width; member
75 u16 bit_width; member
299 int channel_mode, int bit_width, in q6adm_find_matching_copp() argument
311 (bit_width == c->bit_width) && (app_type == c->app_type)) { in q6adm_find_matching_copp()
323 int channel_mode, int bit_width, int rate) in q6adm_device_open() argument
351 open->bit_width = bit_width; in q6adm_device_open()
385 uint16_t bit_width, int app_type, int acdb_id) in q6adm_open() argument
398 rate, channel_mode, bit_width, app_type); in q6adm_open()
419 copp->bit_width = bit_width; in q6adm_open()
423 channel_mode, bit_width, rate); in q6adm_open()
A Dq6afe.h166 u16 bit_width; member
171 u16 bit_width; member
179 u16 bit_width; member
189 u16 bit_width; member
202 u16 bit_width; member
A Dq6afe.c415 u16 bit_width; member
431 u16 bit_width; member
481 u16 bit_width; member
494 u32 bit_width; member
509 u16 bit_width; member
1245 pcfg->slim_cfg.bit_width = cfg->bit_width; in q6afe_slim_port_prepare()
1271 pcfg->tdm_cfg.bit_width = cfg->bit_width; in q6afe_tdm_port_prepare()
1285 port->scfg->bitwidth = cfg->bit_width; in q6afe_tdm_port_prepare()
1309 pcfg->hdmi_multi_ch.bit_width = cfg->bit_width; in q6afe_hdmi_port_prepare()
1328 pcfg->i2s_cfg.bit_width = cfg->bit_width; in q6afe_i2s_port_prepare()
[all …]
A Daudioreach.c658 hw_cfg->mf.bit_width = cfg->bit_width; in audioreach_codec_dma_set_media_format()
755 hw_cfg->mf.bit_width = cfg->bit_width; in audioreach_i2s_set_media_format()
846 media_cfg->bit_width = mcfg->bit_width; in audioreach_pcm_set_media_format()
850 media_cfg->q_factor = mcfg->bit_width - 1; in audioreach_pcm_set_media_format()
851 media_cfg->bits_per_sample = mcfg->bit_width; in audioreach_pcm_set_media_format()
909 cfg->bit_width = mcfg->bit_width; in audioreach_shmem_set_media_format()
911 cfg->bits_per_sample = mcfg->bit_width; in audioreach_shmem_set_media_format()
912 cfg->q_factor = mcfg->bit_width - 1; in audioreach_shmem_set_media_format()
A Daudioreach.h125 uint16_t bit_width; member
448 uint16_t bit_width; member
506 uint16_t bit_width; member
519 uint16_t bit_width; member
675 u16 bit_width; member
A Dq6afe-dai.c48 slim->bit_width = 16; in q6slim_hw_params()
51 slim->bit_width = 24; in q6slim_hw_params()
54 slim->bit_width = 32; in q6slim_hw_params()
76 hdmi->bit_width = 16; in q6hdmi_hw_params()
79 hdmi->bit_width = 24; in q6hdmi_hw_params()
122 i2s->bit_width = params_width(params); in q6i2s_hw_params()
261 tdm->bit_width = params_width(params); in q6tdm_hw_params()
348 cfg->bit_width = params_width(params); in q6dma_hw_params()
/linux/drivers/mailbox/
A Dpcc.c117 static void read_register(void __iomem *vaddr, u64 *val, unsigned int bit_width) in read_register() argument
119 switch (bit_width) { in read_register()
135 static void write_register(void __iomem *vaddr, u64 val, unsigned int bit_width) in write_register() argument
137 switch (bit_width) { in write_register()
163 read_register(reg->vaddr, val, reg->gas->bit_width); in pcc_chan_reg_read()
178 write_register(reg->vaddr, val, reg->gas->bit_width); in pcc_chan_reg_write()
408 if (!(gas->bit_width >= 8 && gas->bit_width <= 64 && in pcc_chan_reg_init()
409 is_power_of_2(gas->bit_width))) { in pcc_chan_reg_init()
411 gas->bit_width); in pcc_chan_reg_init()
415 reg->vaddr = acpi_os_ioremap(gas->address, gas->bit_width / 8); in pcc_chan_reg_init()
/linux/sound/soc/codecs/
A Djz4725b.c377 unsigned int rate, bit_width; in jz4725b_codec_hw_params() local
381 bit_width = 0; in jz4725b_codec_hw_params()
384 bit_width = 1; in jz4725b_codec_hw_params()
387 bit_width = 2; in jz4725b_codec_hw_params()
390 bit_width = 3; in jz4725b_codec_hw_params()
408 bit_width << REG_CR2_DAC_ADWL_OFFSET); in jz4725b_codec_hw_params()
418 bit_width << REG_CR2_ADC_ADWL_OFFSET); in jz4725b_codec_hw_params()
A Djz4760.c660 unsigned int rate, bit_width; in jz4760_codec_hw_params() local
664 bit_width = 0; in jz4760_codec_hw_params()
667 bit_width = 1; in jz4760_codec_hw_params()
670 bit_width = 2; in jz4760_codec_hw_params()
673 bit_width = 3; in jz4760_codec_hw_params()
690 FIELD_PREP(REG_AICR_DAC_ADWL_MASK, bit_width)); in jz4760_codec_hw_params()
697 FIELD_PREP(REG_AICR_ADC_ADWL_MASK, bit_width)); in jz4760_codec_hw_params()
A Djz4770.c697 unsigned int rate, bit_width; in jz4770_codec_hw_params() local
701 bit_width = 0; in jz4770_codec_hw_params()
704 bit_width = 1; in jz4770_codec_hw_params()
707 bit_width = 2; in jz4770_codec_hw_params()
710 bit_width = 3; in jz4770_codec_hw_params()
727 bit_width << REG_AICR_DAC_ADWL_OFFSET); in jz4770_codec_hw_params()
734 bit_width << REG_AICR_ADC_ADWL_OFFSET); in jz4770_codec_hw_params()
/linux/drivers/acpi/apei/
A Dapei-base.c574 u32 bit_width, bit_offset, access_size_code, space_id; in apei_check_gar() local
576 bit_width = reg->bit_width; in apei_check_gar()
584 *paddr, bit_width, bit_offset, access_size_code, in apei_check_gar()
592 *paddr, bit_width, bit_offset, access_size_code, in apei_check_gar()
599 if (bit_width == 32 && bit_offset == 0 && (*paddr & 0x03) == 0 && in apei_check_gar()
602 else if (bit_width == 64 && bit_offset == 0 && (*paddr & 0x07) == 0 && in apei_check_gar()
606 if ((bit_width + bit_offset) > *access_bit_width) { in apei_check_gar()
609 *paddr, bit_width, bit_offset, access_size_code, in apei_check_gar()
618 *paddr, bit_width, bit_offset, access_size_code, in apei_check_gar()
/linux/drivers/acpi/
A Dprocessor_throttling.c461 if ((throttling->control_register.bit_width + in acpi_processor_get_throttling_control()
468 if ((throttling->status_register.bit_width + in acpi_processor_get_throttling_control()
754 u32 bit_width, bit_offset; in acpi_read_throttling_status() local
763 bit_width = throttling->status_register.bit_width; in acpi_read_throttling_status()
768 (u32) (bit_width + bit_offset)); in acpi_read_throttling_status()
769 ptc_mask = (1 << bit_width) - 1; in acpi_read_throttling_status()
786 u32 bit_width, bit_offset; in acpi_write_throttling_state() local
795 bit_width = throttling->control_register.bit_width; in acpi_write_throttling_state()
797 ptc_mask = (1 << bit_width) - 1; in acpi_write_throttling_state()
803 (u32) (bit_width + bit_offset)); in acpi_write_throttling_state()
A Dacpi_lpit.c33 residency_info_mem.gaddr.bit_width); in lpit_read_residency_counter_us()
44 residency_info_ffh.gaddr. bit_width - 1, in lpit_read_residency_counter_us()
108 info->gaddr.bit_width / 8); in lpit_update_residency()
A Dcppc_acpi.c106 (reg)->bit_width == 0 && \
744 addr = ioremap(gas_t->address, gas_t->bit_width/8); in acpi_cppc_processor_probe()
934 val, reg->bit_width); in cpc_read()
936 switch (reg->bit_width) { in cpc_read()
951 reg->bit_width, pcc_ss_id); in cpc_read()
973 val, reg->bit_width); in cpc_write()
975 switch (reg->bit_width) { in cpc_write()
990 reg->bit_width, pcc_ss_id); in cpc_write()
/linux/drivers/pinctrl/berlin/
A Dberlin.h21 u8 bit_width; member
41 .bit_width = _width, \
/linux/arch/x86/kernel/acpi/
A Dcppc_msr.c23 u64 mask = GENMASK_ULL(reg->bit_offset + reg->bit_width - 1, in cpc_read_ffh()
39 u64 mask = GENMASK_ULL(reg->bit_offset + reg->bit_width - 1, in cpc_write_ffh()
/linux/drivers/pinctrl/sprd/
A Dpinctrl-sprd.h32 .bit_width = ((a) >> WIDTH_OFFSET & 0xf), \
49 unsigned long bit_width; member
A Dpinctrl-sprd.c111 unsigned long bit_width; member
451 pin->bit_offset) & PINCTRL_BIT_MASK(pin->bit_width); in sprd_pinconf_get()
725 reg &= ~(PINCTRL_BIT_MASK(pin->bit_width) in sprd_pinconf_set()
727 reg |= (val & PINCTRL_BIT_MASK(pin->bit_width)) in sprd_pinconf_set()
796 pin->bit_offset) & PINCTRL_BIT_MASK(pin->bit_width); in sprd_pinconf_get_config()
1019 pin->bit_width = sprd_soc_pin_info[i].bit_width; in sprd_pinctrl_add_pins()
1037 pin->bit_offset, pin->bit_width, pin->reg); in sprd_pinctrl_add_pins()
/linux/include/acpi/
A Dprocessor.h57 u8 bit_width; member
110 u8 bit_width; member
151 u8 bit_width; member

Completed in 57 milliseconds

123