Home
last modified time | relevance | path

Searched refs:input_reg (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/pinctrl/freescale/
A Dpinctrl-imx.c218 val = readl(ipctl->base + pin_mmio->input_reg); in imx_pmx_set_one_pin_mmio()
221 writel(val, ipctl->base + pin_mmio->input_reg); in imx_pmx_set_one_pin_mmio()
222 } else if (pin_mmio->input_reg) { in imx_pmx_set_one_pin_mmio()
229 pin_mmio->input_reg); in imx_pmx_set_one_pin_mmio()
232 pin_mmio->input_reg); in imx_pmx_set_one_pin_mmio()
235 pin_mmio->input_reg, pin_mmio->input_val); in imx_pmx_set_one_pin_mmio()
545 pin_mmio->input_reg = be32_to_cpu(*list++); in imx_pinctrl_parse_pin_mmio()
A Dpinctrl-imx.h32 u16 input_reg; member
/linux/Documentation/devicetree/bindings/pinctrl/
A Dfsl,imx8ulp-pinctrl.yaml35 setting for one pin. The first 4 integers <mux_config_reg input_reg
46 "input_reg" indicates the offset of select input register.
A Dfsl,imx8mm-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
48 "input_reg" indicates the offset of select input register.
A Dfsl,imx8mn-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
48 "input_reg" indicates the offset of select input register.
A Dfsl,imx8mp-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
48 "input_reg" indicates the offset of select input register.
A Dfsl,imx8mq-pinctrl.yaml35 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
48 "input_reg" indicates the offset of select input register.
A Dfsl,imx6sx-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
A Dfsl,imx6sll-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
A Dfsl,imx6ul-pinctrl.txt10 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
A Dfsl,imx7ulp-pinctrl.txt17 <mux_conf_reg input_reg mux_mode input_val> are specified
A Dfsl,imx7d-pinctrl.txt32 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
A Dfsl,imx-pinctrl.txt26 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
/linux/drivers/pinctrl/mvebu/
A Dpinctrl-armada-37xx.c1070 u32 mask, *irq_pol, input_reg, virq, type, level; in armada_3700_pinctrl_resume() local
1075 input_reg = INPUT_VAL; in armada_3700_pinctrl_resume()
1079 input_reg = INPUT_VAL + sizeof(u32); in armada_3700_pinctrl_resume()
1095 regmap_read(info->regmap, input_reg, &level); in armada_3700_pinctrl_resume()
/linux/drivers/input/touchscreen/
A Diqs5xx.c901 bool input_reg = !iqs5xx->input; in fw_file_store() local
925 if (input_reg) { in fw_file_store()

Completed in 22 milliseconds