Home
last modified time | relevance | path

Searched refs:memclk_mhz (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
A Ddcn30_clk_mgr.c113 uint16_t min_uclk_mhz = clk_mgr->base.bw_params->clk_table.entries[0].memclk_mhz; in dcn3_build_wm_range_table()
308 …base->bw_params->clk_table.entries[clk_mgr_base->bw_params->clk_table.num_entries - 1].memclk_mhz); in dcn3_update_clocks()
405 …base->bw_params->clk_table.entries[clk_mgr_base->bw_params->clk_table.num_entries - 1].memclk_mhz); in dcn3_set_hard_min_memclk()
408 clk_mgr_base->bw_params->clk_table.entries[0].memclk_mhz); in dcn3_set_hard_min_memclk()
421 …base->bw_params->clk_table.entries[clk_mgr_base->bw_params->clk_table.num_entries - 1].memclk_mhz); in dcn3_set_hard_max_memclk()
435 &clk_mgr_base->bw_params->clk_table.entries[0].memclk_mhz, in dcn3_get_memclk_states_from_smu()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
A Dvg_clk_mgr.c511 .memclk_mhz = 800,
518 .memclk_mhz = 1600,
525 .memclk_mhz = 1067,
532 .memclk_mhz = 1600,
662 bw_params->clk_table.entries[i].memclk_mhz = clock_table->DfPstateTable[j].memclk; in vg_clk_mgr_helper_populate_bw_params()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/
A Drn_clk_mgr.c595 .memclk_mhz = 800,
602 .memclk_mhz = 1600,
609 .memclk_mhz = 1067,
616 .memclk_mhz = 1600,
901 bw_params->clk_table.entries[i].memclk_mhz = clock_table->MemClocks[j].Freq; in rn_clk_mgr_helper_populate_bw_params()
/linux/drivers/gpu/drm/amd/display/dc/inc/hw/
A Dclk_mgr.h88 unsigned int memclk_mhz; member
/linux/drivers/gpu/drm/amd/display/dc/dcn302/
A Ddcn302_resource.c1306 if (bw_params->clk_table.entries[0].memclk_mhz) { in dcn302_update_bw_bounding_box()
1348 dcn302_get_optimal_dcfclk_fclk_for_uclk(bw_params->clk_table.entries[i].memclk_mhz * 16, in dcn302_update_bw_bounding_box()
1360 bw_params->clk_table.entries[j].memclk_mhz * 16; in dcn302_update_bw_bounding_box()
1376 dram_speed_mts[num_states++] = bw_params->clk_table.entries[j++].memclk_mhz * 16; in dcn302_update_bw_bounding_box()
1391 dram_speed_mts[num_states++] = bw_params->clk_table.entries[j++].memclk_mhz * 16; in dcn302_update_bw_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/dcn303/
A Ddcn303_resource.c1236 if (bw_params->clk_table.entries[0].memclk_mhz) { in dcn303_update_bw_bounding_box()
1276 dcn303_get_optimal_dcfclk_fclk_for_uclk(bw_params->clk_table.entries[i].memclk_mhz * 16, in dcn303_update_bw_bounding_box()
1287 bw_params->clk_table.entries[j].memclk_mhz * 16; in dcn303_update_bw_bounding_box()
1304 bw_params->clk_table.entries[j++].memclk_mhz * 16; in dcn303_update_bw_bounding_box()
1319 dram_speed_mts[num_states++] = bw_params->clk_table.entries[j++].memclk_mhz * 16; in dcn303_update_bw_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/dcn30/
A Ddcn30_resource.c2199 …r->bw_params->clk_table.entries[dc->clk_mgr->bw_params->clk_table.num_entries - 1].memclk_mhz * 16; in dcn30_calculate_wm_and_dlg_fp()
2406 if (bw_params->clk_table.entries[0].memclk_mhz) { in dcn30_update_bw_bounding_box()
2450 dcn30_get_optimal_dcfclk_fclk_for_uclk(bw_params->clk_table.entries[i].memclk_mhz * 16, in dcn30_update_bw_bounding_box()
2463 bw_params->clk_table.entries[j].memclk_mhz * 16; in dcn30_update_bw_bounding_box()
2479 dram_speed_mts[num_states++] = bw_params->clk_table.entries[j++].memclk_mhz * 16; in dcn30_update_bw_bounding_box()
2494 dram_speed_mts[num_states++] = bw_params->clk_table.entries[j++].memclk_mhz * 16; in dcn30_update_bw_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn301/
A Ddcn301_fpu.c278 clock_limits[i].dram_speed_mts = clk_table->entries[i].memclk_mhz * 2; in dcn301_update_bw_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
A Ddcn31_clk_mgr.c585 bw_params->clk_table.entries[i].memclk_mhz = clock_table->DfPstateTable[j].MemClk; in dcn31_clk_mgr_helper_populate_bw_params()
/linux/drivers/gpu/drm/amd/display/dc/dcn21/
A Ddcn21_resource.c1572 low_pstate_lvl.dram_speed_mts = clk_table->entries[0].memclk_mhz * 2; in construct_low_pstate_lvl()
1625 clock_limits[k].dram_speed_mts = clk_table->entries[i].memclk_mhz * 2; in update_bw_bounding_box()
/linux/drivers/gpu/drm/amd/display/dc/dcn31/
A Ddcn31_resource.c2096 …clock_limits[i].dram_speed_mts = clk_table->entries[i].memclk_mhz * 2 * clk_table->entries[i].wck_… in dcn31_update_bw_bounding_box()

Completed in 29 milliseconds