Searched refs:mmUVD_MPC_SET_MUX (Results 1 – 19 of 19) sorted by relevance
| /linux/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| A D | uvd_4_0_d.h | 55 #define mmUVD_MPC_SET_MUX 0x3D7D macro
|
| A D | uvd_4_2_d.h | 58 #define mmUVD_MPC_SET_MUX 0x3d7d macro
|
| A D | uvd_3_1_d.h | 60 #define mmUVD_MPC_SET_MUX 0x3d7d macro
|
| A D | uvd_5_0_d.h | 64 #define mmUVD_MPC_SET_MUX 0x3d7d macro
|
| A D | uvd_6_0_d.h | 80 #define mmUVD_MPC_SET_MUX 0x3d7d macro
|
| A D | uvd_7_0_offset.h | 174 #define mmUVD_MPC_SET_MUX … macro
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| A D | vcn_1_0_offset.h | 354 #define mmUVD_MPC_SET_MUX … macro
|
| A D | vcn_2_5_offset.h | 769 #define mmUVD_MPC_SET_MUX … macro
|
| A D | vcn_2_0_0_offset.h | 604 #define mmUVD_MPC_SET_MUX … macro
|
| A D | vcn_3_0_0_offset.h | 1149 #define mmUVD_MPC_SET_MUX … macro
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| A D | uvd_v3_1.c | 366 WREG32(mmUVD_MPC_SET_MUX, 0x88); in uvd_v3_1_start()
|
| A D | uvd_v4_2.c | 322 WREG32(mmUVD_MPC_SET_MUX, 0x88); in uvd_v4_2_start()
|
| A D | uvd_v5_0.c | 368 WREG32(mmUVD_MPC_SET_MUX, 0x88); in uvd_v5_0_start()
|
| A D | vcn_v1_0.c | 831 WREG32_SOC15(UVD, 0, mmUVD_MPC_SET_MUX, in vcn_v1_0_start_spg_mode()
1014 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_MPC_SET_MUX, in vcn_v1_0_start_dpg_mode()
|
| A D | vcn_v2_5.c | 821 VCN, 0, mmUVD_MPC_SET_MUX), in vcn_v2_5_start_dpg_mode()
975 WREG32_SOC15(VCN, i, mmUVD_MPC_SET_MUX, in vcn_v2_5_start()
|
| A D | vcn_v2_0.c | 847 UVD, 0, mmUVD_MPC_SET_MUX), in vcn_v2_0_start_dpg_mode()
982 WREG32_SOC15(UVD, 0, mmUVD_MPC_SET_MUX, in vcn_v2_0_start()
|
| A D | vcn_v3_0.c | 987 VCN, inst_idx, mmUVD_MPC_SET_MUX), in vcn_v3_0_start_dpg_mode()
1153 WREG32_SOC15(VCN, i, mmUVD_MPC_SET_MUX, in vcn_v3_0_start()
|
| A D | uvd_v6_0.c | 782 WREG32(mmUVD_MPC_SET_MUX, 0x88); in uvd_v6_0_start()
|
| A D | uvd_v7_0.c | 1021 WREG32_SOC15(UVD, k, mmUVD_MPC_SET_MUX, 0x88); in uvd_v7_0_start()
|
Completed in 58 milliseconds