Home
last modified time | relevance | path

Searched refs:mmUVD_UDEC_ADDR_CONFIG (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/uvd/
A Duvd_4_0_d.h85 #define mmUVD_UDEC_ADDR_CONFIG 0x3BD3 macro
A Duvd_4_2_d.h34 #define mmUVD_UDEC_ADDR_CONFIG 0x3bd3 macro
A Duvd_3_1_d.h34 #define mmUVD_UDEC_ADDR_CONFIG 0x3bd3 macro
A Duvd_5_0_d.h34 #define mmUVD_UDEC_ADDR_CONFIG 0x3bd3 macro
A Duvd_6_0_d.h34 #define mmUVD_UDEC_ADDR_CONFIG 0x3bd3 macro
A Duvd_7_0_offset.h60 #define mmUVD_UDEC_ADDR_CONFIG macro
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
A Dvcn_1_0_offset.h148 #define mmUVD_UDEC_ADDR_CONFIG macro
/linux/drivers/gpu/drm/amd/amdgpu/
A Duvd_v3_1.c270 WREG32(mmUVD_UDEC_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v3_1_mc_resume()
A Duvd_v4_2.c599 WREG32(mmUVD_UDEC_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v4_2_mc_resume()
A Duvd_v5_0.c303 WREG32(mmUVD_UDEC_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v5_0_mc_resume()
A Dvcn_v1_0.c335 WREG32_SOC15(UVD, 0, mmUVD_UDEC_ADDR_CONFIG, in vcn_v1_0_mc_resume_spg_mode()
411 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_UDEC_ADDR_CONFIG, in vcn_v1_0_mc_resume_dpg_mode()
A Duvd_v6_0.c627 WREG32(mmUVD_UDEC_ADDR_CONFIG, adev->gfx.config.gb_addr_config); in uvd_v6_0_mc_resume()
A Duvd_v7_0.c714 WREG32_SOC15(UVD, i, mmUVD_UDEC_ADDR_CONFIG, in uvd_v7_0_mc_resume()
A Dgfx_v6_0.c1721 WREG32(mmUVD_UDEC_ADDR_CONFIG, gb_addr_config); in gfx_v6_0_constants_init()

Completed in 30 milliseconds