Home
last modified time | relevance | path

Searched refs:mmio (Results 1 – 25 of 568) sorted by relevance

12345678910>>...23

/linux/sound/pci/au88x0/
A Dau88x0_xtalk.c322 hwwrite(vortex->mmio, 0x244F8, arg_0[0]); in vortex_XtalkHw_SetLeftEQStates()
323 hwwrite(vortex->mmio, 0x244FC, arg_0[1]); in vortex_XtalkHw_SetLeftEQStates()
324 hwwrite(vortex->mmio, 0x24500, arg_0[2]); in vortex_XtalkHw_SetLeftEQStates()
325 hwwrite(vortex->mmio, 0x24504, arg_0[3]); in vortex_XtalkHw_SetLeftEQStates()
568 hwwrite(vortex->mmio, 0x24660, esp0); in vortex_XtalkHw_SetDelay()
600 esp0 = hwread(vortex->mmio, 0x24660);
633 hwwrite(vortex->mmio, 0x24660, ctrl);
637 *ctrl = hwread(vortex->mmio, 0x24660);
646 hwwrite(vortex->mmio, 0x24660, temp); in vortex_XtalkHw_SetSampleRate()
662 hwwrite(vortex->mmio, 0x24660, temp); in vortex_XtalkHw_Enable()
[all …]
A Dau88x0_core.c114 a = hwread(vortex->mmio,
139 a = hwread(vortex->mmio,
143 hwwrite(vortex->mmio,
146 hwwrite(vortex->mmio,
187 hwwrite(vortex->mmio, in vortex_mix_setinputvolumebyte()
196 hwwrite(vortex->mmio, in vortex_mix_setinputvolumebyte()
216 hwwrite(vortex->mmio, in vortex_mix_setenablebit()
448 hwwrite(vortex->mmio, in vortex_src_flushbuffers()
770 hwwrite(vortex->mmio, in vortex_fifo_clearadbdata()
872 hwwrite(vortex->mmio, in vortex_fifo_clearwtdata()
[all …]
A Dau88x0_eq.c41 hwwrite(vortex->mmio, 0x2b3c4, gain); in vortex_EqHw_SetTimeConsts()
42 hwwrite(vortex->mmio, 0x2b3c8, level); in vortex_EqHw_SetTimeConsts()
136 *a = hwread(vortex->mmio, 0x2b3c4);
137 *b = hwread(vortex->mmio, 0x2b3c8);
166 hwwrite(vortex->mmio, 0x2b3d4, a); in vortex_EqHw_SetBypassGain()
177 hwwrite(vortex->mmio, 0x2b3e0, a); in vortex_EqHw_SetA3DBypassGain()
178 hwwrite(vortex->mmio, 0x2b3f8, b); in vortex_EqHw_SetA3DBypassGain()
185 hwwrite(vortex->mmio, 0x2b3d0, a);
186 hwwrite(vortex->mmio, 0x2b3e8, b);
192 hwwrite(vortex->mmio, 0x2b3dc, a);
[all …]
A Dau88x0_synth.c33 temp = hwread(vortex->mmio, WT_STEREO(wt)); in vortex_wt_setstereo()
36 hwwrite(vortex->mmio, WT_STEREO(wt), temp); in vortex_wt_setstereo()
76 hwwrite(vortex->mmio, WT_PARM(wt, 0), 0); in vortex_wt_allocroute()
77 hwwrite(vortex->mmio, WT_PARM(wt, 1), 0); in vortex_wt_allocroute()
78 hwwrite(vortex->mmio, WT_PARM(wt, 2), 0); in vortex_wt_allocroute()
84 hwwrite(vortex->mmio, WT_DELAY(wt, 0), 0); in vortex_wt_allocroute()
90 hwread(vortex->mmio, WT_GMODE(wt))); in vortex_wt_allocroute()
99 hwread(vortex->mmio, WT_GMODE(wt))); in vortex_wt_allocroute()
136 hwwrite(vortex->mmio, WT_RUN(i), 1); in vortex_wt_connect()
211 hwwrite(vortex->mmio, WT_RUN(wt), val); in vortex_wt_SetReg()
[all …]
A Dau88x0_mpu401.c44 hwwrite(vortex->mmio, VORTEX_CTRL, temp); in snd_vortex_midi()
50 hwwrite(vortex->mmio, VORTEX_CTRL, temp); in snd_vortex_midi()
56 hwwrite(vortex->mmio, VORTEX_CTRL2, temp); in snd_vortex_midi()
57 hwwrite(vortex->mmio, VORTEX_MIDI_CMD, MPU401_RESET); in snd_vortex_midi()
60 temp = hwread(vortex->mmio, VORTEX_MIDI_DATA); in snd_vortex_midi()
66 hwwrite(vortex->mmio, VORTEX_IRQ_CTRL, in snd_vortex_midi()
67 hwread(vortex->mmio, VORTEX_IRQ_CTRL) | IRQ_MIDI); in snd_vortex_midi()
74 hwwrite(vortex->mmio, VORTEX_CTRL, in snd_vortex_midi()
75 (hwread(vortex->mmio, VORTEX_CTRL) & in snd_vortex_midi()
85 hwwrite(vortex->mmio, VORTEX_CTRL, in snd_vortex_midi()
[all …]
A Dau88x0_a3d.c25 hwwrite(vortex->mmio, in a3dsrc_SetTimeConsts()
27 hwwrite(vortex->mmio, in a3dsrc_SetTimeConsts()
29 hwwrite(vortex->mmio, in a3dsrc_SetTimeConsts()
31 hwwrite(vortex->mmio, in a3dsrc_SetTimeConsts()
51 hwwrite(vortex->mmio, in a3dsrc_SetAtmosTarget()
54 hwwrite(vortex->mmio, in a3dsrc_SetAtmosTarget()
57 hwwrite(vortex->mmio, in a3dsrc_SetAtmosTarget()
66 hwwrite(vortex->mmio, in a3dsrc_SetAtmosCurrent()
69 hwwrite(vortex->mmio, in a3dsrc_SetAtmosCurrent()
72 hwwrite(vortex->mmio, in a3dsrc_SetAtmosCurrent()
[all …]
/linux/drivers/video/fbdev/i810/
A Di810_main.c357 i810_writel(MEM_MODE, mmio, i810_readl(MEM_MODE, mmio) | 4); in i810_hires()
427 i810_dram_off(mmio, OFF); in i810_load_regs()
431 i810_dram_off(mmio, ON); in i810_load_regs()
433 i810_hires(mmio); in i810_load_regs()
441 u8 __iomem *mmio) in i810_write_dac() argument
450 u8 __iomem *mmio) in i810_read_dac() argument
566 i810_dram_off(mmio, OFF); in i810_restore_2d()
568 i810_dram_off(mmio, ON); in i810_restore_2d()
592 i810_dram_off(mmio, OFF); in i810_restore_vga_state()
598 i810_dram_off(mmio, ON); in i810_restore_vga_state()
[all …]
A Di810_accel.c43 i810_readw(IIR, mmio), in i810_report_error()
44 i810_readb(EIR, mmio), in i810_report_error()
45 i810_readl(PGTBL_ER, mmio), in i810_report_error()
46 i810_readl(IPEIR, mmio), in i810_report_error()
47 i810_readl(IPEHR, mmio)); in i810_report_error()
76 i810_report_error(mmio); in wait_for_space()
104 i810_report_error(mmio); in wait_for_engine_idle()
289 tmp = i810_readl(IRING + 12, mmio); in i810fb_iring_enable()
295 i810_writel(IRING + 12, mmio, tmp); in i810fb_iring_enable()
443 i810_writel(IRING, mmio, 0); in i810fb_init_ringbuffer()
[all …]
/linux/drivers/net/ethernet/amd/
A Damd8111e.c101 void __iomem *mmio = lp->mmio; in amd8111e_read_phy() local
131 void __iomem *mmio = lp->mmio; in amd8111e_write_phy() local
369 void __iomem *mmio = lp->mmio; in amd8111e_set_coalesce() local
425 void __iomem *mmio = lp->mmio; in amd8111e_restart() local
494 readl(mmio+CMD0); in amd8111e_restart()
503 void __iomem *mmio = lp->mmio; in amd8111e_init_hw_default() local
687 void __iomem *mmio = lp->mmio; in amd8111e_rx_poll() local
859 void __iomem *mmio = lp->mmio; in amd8111e_get_stats() local
1083 void __iomem *mmio = lp->mmio; in amd8111e_interrupt() local
1297 void __iomem *mmio = lp->mmio; in amd8111e_read_regs() local
[all …]
/linux/drivers/comedi/drivers/
A Dni_pcidio.c421 writeb(0x00, dev->mmio + in nidio_interrupt()
642 writeb(0, dev->mmio + OP_MODE); in ni_pcidio_cmd()
644 writeb(1, dev->mmio + SEQUENCE); in ni_pcidio_cmd()
651 dev->mmio + START_DELAY); in ni_pcidio_cmd()
652 writeb(1, dev->mmio + REQ_DELAY); in ni_pcidio_cmd()
654 writeb(1, dev->mmio + ACK_DELAY); in ni_pcidio_cmd()
666 writeb(0, dev->mmio + OP_MODE); in ni_pcidio_cmd()
668 writeb(0, dev->mmio + SEQUENCE); in ni_pcidio_cmd()
677 writeb(1, dev->mmio + REQ_DELAY); in ni_pcidio_cmd()
974 if (dev->mmio) in nidio_detach()
[all …]
A Drtd520.c497 writew(0, dev->mmio + LAS0_ADC); in rtd520_probe_fifo_depth()
663 readw(dev->mmio + LAS0_CLEAR); in rtd_interrupt()
678 readw(dev->mmio + LAS0_CLEAR); in rtd_interrupt()
840 writew(0, dev->mmio + LAS0_IT); in rtd_ai_cmd()
898 dev->mmio + LAS0_ACNT); in rtd_ai_cmd()
967 readw(dev->mmio + LAS0_CLEAR); in rtd_ai_cmd()
987 writew(0, dev->mmio + LAS0_IT); in rtd_ai_cancel()
1169 writew(0, dev->mmio + LAS0_IT); in rtd_reset()
1171 readw(dev->mmio + LAS0_CLEAR); in rtd_reset()
1325 if (dev->mmio) in rtd_detach()
[all …]
A Dni_6527.c151 val = readb(dev->mmio + NI6527_DI_REG(0)); in ni6527_di_insn_bits()
176 dev->mmio + NI6527_DO_REG(1)); in ni6527_do_insn_bits()
179 dev->mmio + NI6527_DO_REG(2)); in ni6527_do_insn_bits()
193 status = readb(dev->mmio + NI6527_STATUS_REG); in ni6527_interrupt()
286 rising |= readb(dev->mmio + in ni6527_set_edge_detection()
290 falling |= readb(dev->mmio + in ni6527_set_edge_detection()
368 dev->mmio + NI6527_CLR_REG); in ni6527_reset()
396 dev->mmio = pci_ioremap_bar(pcidev, 1); in ni6527_auto_attach()
397 if (!dev->mmio) in ni6527_auto_attach()
401 if (readb(dev->mmio + NI6527_ID_REG) != 0x27) in ni6527_auto_attach()
[all …]
A Ddt3000.c232 writew(cmd, dev->mmio + DPR_CMD_MBX); in dt3k_send_cmd()
251 writew(subsys, dev->mmio + DPR_SUBSYS); in dt3k_readsingle()
253 writew(chan, dev->mmio + DPR_PARAMS(0)); in dt3k_readsingle()
254 writew(gain, dev->mmio + DPR_PARAMS(1)); in dt3k_readsingle()
264 writew(subsys, dev->mmio + DPR_SUBSYS); in dt3k_writesingle()
267 writew(0, dev->mmio + DPR_PARAMS(1)); in dt3k_writesingle()
308 writew(0, dev->mmio + DPR_INT_MASK); in dt3k_ai_cancel()
486 dev->mmio + DPR_PARAMS(6)); in dt3k_ai_cmd()
494 dev->mmio + DPR_INT_MASK); in dt3k_ai_cmd()
599 writew(1, dev->mmio + DPR_PARAMS(1)); in dt3k_mem_insn_read()
[all …]
A Dme_daq.c266 writew(val, dev->mmio + ME_AI_FIFO_REG); in me_ai_insn_read()
274 readw(dev->mmio + ME_CTRL1_REG); in me_ai_insn_read()
323 readw(dev->mmio + ME_DAC_CTRL_REG); in me_ao_insn_write()
334 readw(dev->mmio + ME_CTRL2_REG); in me_ao_insn_write()
358 writeb(0x00, dev->mmio + 0x0); in me2600_xilinx_download()
386 writeb(0x00, dev->mmio + 0x0); in me2600_xilinx_download()
414 writew(0x00, dev->mmio + ME_CTRL1_REG); in me_reset()
415 writew(0x00, dev->mmio + ME_CTRL2_REG); in me_reset()
455 dev->mmio = pci_ioremap_bar(pcidev, 2); in me_auto_attach()
456 if (!dev->mmio) in me_auto_attach()
[all …]
/linux/drivers/ata/
A Dsata_sx4.c453 mmio += PDC_CHIP0_OFS; in pdc20621_dma_prep()
510 mmio += PDC_CHIP0_OFS; in pdc20621_nodata_prep()
558 mmio += PDC_CHIP0_OFS; in __pdc20621_push_hdma()
634 mmio += PDC_CHIP0_OFS; in pdc20621_packet_start()
707 readl(mmio + 0x104), readl(mmio + PDC_HDMA_CTLSTAT)); in pdc20621_host_intr()
718 readl(mmio + 0x104), readl(mmio + PDC_HDMA_CTLSTAT)); in pdc20621_host_intr()
733 readl(mmio + 0x104), readl(mmio + PDC_HDMA_CTLSTAT)); in pdc20621_host_intr()
746 readl(mmio + 0x104), readl(mmio + PDC_HDMA_CTLSTAT)); in pdc20621_host_intr()
879 tmp = readl(mmio); in pdc_reset_port()
886 writel(tmp, mmio); in pdc_reset_port()
[all …]
A Dahci_imx.c124 crval = readl(mmio + IMX_P0PHYCR); in imx_phy_crbit_assert()
129 writel(crval, mmio + IMX_P0PHYCR); in imx_phy_crbit_assert()
133 srval = readl(mmio + IMX_P0PHYSR); in imx_phy_crbit_assert()
148 writel(crval, mmio + IMX_P0PHYCR); in imx_phy_reg_addressing()
169 writel(crval, mmio + IMX_P0PHYCR); in imx_phy_reg_write()
187 writel(crval, mmio + IMX_P0PHYCR); in imx_phy_reg_write()
228 void __iomem *mmio = hpriv->mmio; in imx_sata_phy_reset() local
336 void __iomem *mmio = hpriv->mmio; in sata_ahci_read_temperature() local
346 imx_phy_reg_write(0x5A5A, mmio); in sata_ahci_read_temperature()
351 imx_phy_reg_write(0x1234, mmio); in sata_ahci_read_temperature()
[all …]
/linux/drivers/gpu/drm/i915/gvt/
A Dmmio_context.c220 for (mmio = gvt->engine_mmio_list.mmio; in restore_context_mmio_for_inhibit()
221 i915_mmio_reg_valid(mmio->reg); mmio++) { in restore_context_mmio_for_inhibit()
222 if (mmio->id != ring_id || !mmio->in_context) in restore_context_mmio_for_inhibit()
226 *cs++ = vgpu_vreg_t(vgpu, mmio->reg) | (mmio->mask << 16); in restore_context_mmio_for_inhibit()
482 for (mmio = engine->i915->gvt->engine_mmio_list.mmio; in switch_mmio()
483 i915_mmio_reg_valid(mmio->reg); mmio++) { in switch_mmio()
498 if (mmio->mask) in switch_mmio()
519 if (mmio->mask) in switch_mmio()
528 new_v = mmio->value | (mmio->mask << 16); in switch_mmio()
597 for (mmio = gvt->engine_mmio_list.mmio; in intel_gvt_init_engine_mmio_context()
[all …]
/linux/sound/soc/au1x/
A Dpsc.h13 void __iomem *mmio; member
26 #define PSC_CTRL(x) ((x)->mmio + PSC_CTRL_OFFSET)
27 #define PSC_SEL(x) ((x)->mmio + PSC_SEL_OFFSET)
28 #define I2S_STAT(x) ((x)->mmio + PSC_I2SSTAT_OFFSET)
29 #define I2S_CFG(x) ((x)->mmio + PSC_I2SCFG_OFFSET)
30 #define I2S_PCR(x) ((x)->mmio + PSC_I2SPCR_OFFSET)
31 #define AC97_CFG(x) ((x)->mmio + PSC_AC97CFG_OFFSET)
32 #define AC97_CDC(x) ((x)->mmio + PSC_AC97CDC_OFFSET)
33 #define AC97_EVNT(x) ((x)->mmio + PSC_AC97EVNT_OFFSET)
34 #define AC97_PCR(x) ((x)->mmio + PSC_AC97PCR_OFFSET)
[all …]
/linux/drivers/phy/qualcomm/
A Dphy-qcom-ipq806x-sata.c19 void __iomem *mmio; member
59 reg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM3); in qcom_ipq806x_sata_phy_init()
61 writel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM3); in qcom_ipq806x_sata_phy_init()
63 reg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM0) & in qcom_ipq806x_sata_phy_init()
68 writel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM0); in qcom_ipq806x_sata_phy_init()
77 writel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM1); in qcom_ipq806x_sata_phy_init()
82 writel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM2); in qcom_ipq806x_sata_phy_init()
85 reg = readl_relaxed(phy->mmio + SATA_PHY_P0_PARAM4); in qcom_ipq806x_sata_phy_init()
87 writel_relaxed(reg, phy->mmio + SATA_PHY_P0_PARAM4); in qcom_ipq806x_sata_phy_init()
140 if (IS_ERR(phy->mmio)) in qcom_ipq806x_sata_phy_probe()
[all …]
/linux/arch/mips/kvm/
A Demulate.c1001 run->mmio.len = 8; in kvm_mips_emulate_store()
1011 run->mmio.len = 4; in kvm_mips_emulate_store()
1020 run->mmio.len = 2; in kvm_mips_emulate_store()
1029 run->mmio.len = 1; in kvm_mips_emulate_store()
1040 run->mmio.len = 4; in kvm_mips_emulate_store()
1070 run->mmio.len = 4; in kvm_mips_emulate_store()
1102 run->mmio.len = 8; in kvm_mips_emulate_store()
1149 run->mmio.len = 8; in kvm_mips_emulate_store()
1255 run->mmio.phys_addr, run->mmio.len, data); in kvm_mips_emulate_store()
1306 run->mmio.len = 8; in kvm_mips_emulate_load()
[all …]
/linux/sound/soc/xilinx/
A Dxlnx_formatter_pcm.c78 void __iomem *mmio; member
97 void __iomem *mmio; member
343 stream_data->mmio = adata->mmio + XLNX_MM2S_OFFSET; in xlnx_formatter_pcm_open()
352 stream_data->mmio = adata->mmio + XLNX_S2MM_OFFSET; in xlnx_formatter_pcm_open()
381 val = readl(stream_data->mmio + XLNX_AUD_CTRL); in xlnx_formatter_pcm_open()
383 writel(val, stream_data->mmio + XLNX_AUD_CTRL); in xlnx_formatter_pcm_open()
439 val = readl(stream_data->mmio + XLNX_AUD_STS); in xlnx_formatter_pcm_hw_params()
441 aes_reg1_val = readl(stream_data->mmio + in xlnx_formatter_pcm_hw_params()
443 aes_reg2_val = readl(stream_data->mmio + in xlnx_formatter_pcm_hw_params()
567 if (IS_ERR(aud_drv_data->mmio)) { in xlnx_formatter_pcm_probe()
[all …]
/linux/drivers/ntb/hw/intel/
A Dntb_hw_gen3.c147 void __iomem *mmio; in gen3_setup_b2b_mw() local
151 mmio = ndev->self_mmio; in gen3_setup_b2b_mw()
259 void __iomem *mmio; in ndev_ntb3_debugfs_read() local
266 mmio = ndev->self_mmio; in ndev_ntb3_debugfs_read()
449 void __iomem *mmio; in intel_ntb3_mw_set_trans() local
478 mmio = ndev->self_mmio; in intel_ntb3_mw_set_trans()
490 iowrite64(addr, mmio + xlat_reg); in intel_ntb3_mw_set_trans()
493 iowrite64(0, mmio + xlat_reg); in intel_ntb3_mw_set_trans()
500 iowrite64(limit, mmio + limit_reg); in intel_ntb3_mw_set_trans()
504 iowrite64(0, mmio + xlat_reg); in intel_ntb3_mw_set_trans()
[all …]
/linux/drivers/ntb/hw/amd/
A Dntb_hw_amd.c125 void __iomem *mmio, *peer_mmio; in amd_ntb_mw_set_trans() local
142 mmio = ndev->self_mmio; in amd_ntb_mw_set_trans()
627 mmio = ndev->peer_mmio; in amd_handle_event()
842 void __iomem *mmio; in ndev_debugfs_read() local
849 mmio = ndev->self_mmio; in ndev_debugfs_read()
1004 void __iomem *mmio = NULL; in amd_set_side_info_reg() local
1008 mmio = ndev->peer_mmio; in amd_set_side_info_reg()
1010 mmio = ndev->self_mmio; in amd_set_side_info_reg()
1021 void __iomem *mmio = NULL; in amd_clear_side_info_reg() local
1025 mmio = ndev->peer_mmio; in amd_clear_side_info_reg()
[all …]
/linux/drivers/gpu/drm/msm/disp/dpu1/
A Ddpu_mdss.c31 void __iomem *mmio; member
152 switch (readl_relaxed(dpu_mdss->mmio + HW_REV)) { in dpu_mdss_enable()
160 writel_relaxed(2, dpu_mdss->mmio + UBWC_CTRL_2); in dpu_mdss_enable()
203 if (dpu_mdss->mmio) in dpu_mdss_destroy()
204 devm_iounmap(&pdev->dev, dpu_mdss->mmio); in dpu_mdss_destroy()
205 dpu_mdss->mmio = NULL; in dpu_mdss_destroy()
229 if (IS_ERR(dpu_mdss->mmio)) in dpu_mdss_init()
230 return PTR_ERR(dpu_mdss->mmio); in dpu_mdss_init()
269 if (dpu_mdss->mmio) in dpu_mdss_init()
270 devm_iounmap(&pdev->dev, dpu_mdss->mmio); in dpu_mdss_init()
[all …]
/linux/drivers/mtd/nand/raw/
A Dcs553x_nand.c94 void __iomem *mmio; member
123 writeb(0, cs553x->mmio + MM_NAND_CTL); in cs553x_data_in()
129 memcpy_fromio(buf, cs553x->mmio, len); in cs553x_data_in()
135 writeb(0, cs553x->mmio + MM_NAND_CTL); in cs553x_data_out()
141 memcpy_toio(cs553x->mmio, buf, len); in cs553x_data_out()
209 writeb(0, cs553x->mmio + MM_NAND_CTL); in cs553x_exec_op()
273 cs, mmio ? "MM" : "P", adr); in cs553x_init_one()
275 if (!mmio) { in cs553x_init_one()
298 if (!controller->mmio) { in cs553x_init_one()
324 iounmap(controller->mmio); in cs553x_init_one()
[all …]

Completed in 125 milliseconds

12345678910>>...23