Home
last modified time | relevance | path

Searched refs:rCCK0_AFESetting (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/staging/rtl8192u/
A Dr819xU_phyreg.h46 #define rCCK0_AFESetting 0xa04 macro
A Dr8192U_dm.c2526 rtl8192_setBBreg(dev, rCCK0_AFESetting, 0x0f000000, DM_RxPathSelTable.cck_rx_path); in dm_rxpath_sel_byrssi()
/linux/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_phyreg.h96 #define rCCK0_AFESetting 0xa04 macro
A Drtl_dm.c2068 rtl92e_set_bb_reg(dev, rCCK0_AFESetting, 0x0f000000, in _rtl92e_dm_rx_path_sel_byrssi()
/linux/drivers/staging/rtl8712/
A Drtl871x_mp_phy_regdef.h156 #define rCCK0_AFESetting 0xa04 /* Disable init gain now */ macro
A Drtl871x_mp.c478 set_bb_reg(pAdapter, rCCK0_AFESetting, bMaskByte3, cck_ant_sel_val); in r8712_SwitchAntenna()
/linux/drivers/staging/rtl8723bs/include/
A DHal8192CPhyReg.h165 #define rCCK0_AFESetting 0xa04 /* Disable init gain now Select RX path by RSSI */ macro
/linux/drivers/staging/r8188eu/include/
A DHal8188EPhyReg.h122 #define rCCK0_AFESetting 0xa04 macro
/linux/drivers/staging/rtl8723bs/hal/
A DHalPhyRf_8723B.c1364 rCCK0_AFESetting in phy_IQCalibrate_8723B()
1394 PHY_SetBBReg(pDM_Odm->Adapter, rCCK0_AFESetting, 0x0f000000, 0xf); in phy_IQCalibrate_8723B()

Completed in 35 milliseconds