Home
last modified time | relevance | path

Searched refs:rFPGA0_XB_LSSIReadBack (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/staging/rtl8192u/
A Dr819xU_phyreg.h35 #define rFPGA0_XB_LSSIReadBack 0x8a4 macro
A Dr819xU_phy.c665 priv->PHYRegDef[RF90_PATH_B].rfLSSIReadBack = rFPGA0_XB_LSSIReadBack; in rtl8192_InitBBRFRegDef()
/linux/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_phyreg.h82 #define rFPGA0_XB_LSSIReadBack 0x8a4 macro
A Dr8192E_phy.c463 priv->PHYRegDef[RF90_PATH_B].rfLSSIReadBack = rFPGA0_XB_LSSIReadBack; in _rtl92e_init_bb_rf_reg_def()
/linux/drivers/staging/rtl8712/
A Drtl871x_mp_phy_regdef.h131 #define rFPGA0_XB_LSSIReadBack 0x8a4 macro
/linux/drivers/staging/rtl8723bs/include/
A DHal8192CPhyReg.h139 #define rFPGA0_XB_LSSIReadBack 0x8a4 macro
/linux/drivers/staging/r8188eu/include/
A DHal8188EPhyReg.h96 #define rFPGA0_XB_LSSIReadBack 0x8a4 macro
/linux/drivers/staging/rtl8723bs/hal/
A Drtl8723b_phycfg.c330 pHalData->PHYRegDef[RF_PATH_B].rfLSSIReadBack = rFPGA0_XB_LSSIReadBack; in phy_InitBBRFRegisterDefinition()
/linux/drivers/staging/r8188eu/hal/
A Drtl8188e_phycfg.c480 pHalData->PHYRegDef[RF_PATH_B].rfLSSIReadBack = rFPGA0_XB_LSSIReadBack; in phy_InitBBRFRegisterDefinition()

Completed in 42 milliseconds