Home
last modified time | relevance | path

Searched refs:spx5_rmw (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/net/ethernet/microchip/sparx5/
A Dsparx5_port.c351 spx5_rmw(0, in sparx5_port_disable()
357 spx5_rmw(HSCH_PORT_MODE_DEQUEUE_DIS, in sparx5_port_disable()
385 spx5_rmw(0, in sparx5_port_disable()
440 spx5_rmw(DEV25G_PCS25G_CFG_PCS25G_ENA_SET(0), in sparx5_port_disable()
446 spx5_rmw(DEV2G5_PCS1G_CFG_PCS_ENA_SET(0), in sparx5_port_disable()
528 spx5_rmw(BIT(inst), in sparx5_port_mux_set()
807 spx5_rmw(DEV25G_PCS25G_CFG_PCS25G_ENA_SET(1), in sparx5_port_pcs_high_set()
848 spx5_rmw(hsd ? 0 : bt_indx, in sparx5_dev_switch()
853 spx5_rmw(hsd ? 0 : bt_indx, in sparx5_dev_switch()
858 spx5_rmw(hsd ? 0 : bt_indx, in sparx5_dev_switch()
[all …]
A Dsparx5_fdma.c136 spx5_rmw(BIT(rx->channel_id), in sparx5_fdma_rx_activate()
147 spx5_rmw(0, BIT(rx->channel_id) & FDMA_CH_ACTIVATE_CH_ACTIVATE, in sparx5_fdma_rx_deactivate()
151 spx5_rmw(0, BIT(rx->channel_id) & FDMA_INTR_DB_ENA_INTR_DB_ENA, in sparx5_fdma_rx_deactivate()
183 spx5_rmw(0, BIT(tx->channel_id) & FDMA_CH_ACTIVATE_CH_ACTIVATE, in sparx5_fdma_tx_deactivate()
284 spx5_rmw(BIT(rx->channel_id), in sparx5_fdma_napi_callback()
506 spx5_rmw(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR_SET(1), in sparx5_fdma_injection_mode()
512 spx5_rmw(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM_SET(100), in sparx5_fdma_injection_mode()
519 spx5_rmw(QFWD_SWITCH_PORT_MODE_PORT_ENA_SET(1) | in sparx5_fdma_injection_mode()
529 spx5_rmw(DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS_SET(1), in sparx5_fdma_injection_mode()
535 spx5_rmw(HSCH_PORT_MODE_AGE_DIS_SET(1), in sparx5_fdma_injection_mode()
[all …]
A Dsparx5_vlan.c29 spx5_rmw(ANA_L3_VLAN_CTRL_VLAN_ENA_SET(1), in sparx5_vlan_init()
36 spx5_rmw(ANA_L3_VLAN_CFG_VLAN_FID_SET(vid), in sparx5_vlan_init()
47 spx5_rmw(ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA_SET(0) | in sparx5_vlan_port_setup()
127 spx5_rmw(val, mask, sparx5, ANA_AC_PGID_CFG(pgid)); in sparx5_pgid_update_mask()
131 spx5_rmw(val, mask, sparx5, ANA_AC_PGID_CFG1(pgid)); in sparx5_pgid_update_mask()
135 spx5_rmw(val, mask, sparx5, ANA_AC_PGID_CFG2(pgid)); in sparx5_pgid_update_mask()
220 spx5_rmw(REW_PORT_VLAN_CFG_PORT_VID_SET(port->vid), in sparx5_vlan_port_apply()
A Dsparx5_main.c358 spx5_rmw(EACL_POL_EACL_CFG_EACL_FORCE_INIT_SET(1), in sparx5_init_switchcore()
363 spx5_rmw(EACL_POL_EACL_CFG_EACL_FORCE_INIT_SET(0), in sparx5_init_switchcore()
458 spx5_rmw(CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV_SET(clk_div) | in sparx5_init_coreclock()
475 spx5_rmw(HSCH_SYS_CLK_PER_SYS_CLK_PER_100PS_SET(clk_period / 100), in sparx5_init_coreclock()
490 spx5_rmw(LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS_SET(clk_period / 100), in sparx5_init_coreclock()
496 spx5_rmw(GCB_SIO_CLOCK_SYS_CLK_PERIOD_SET(clk_period / 100), in sparx5_init_coreclock()
501 spx5_rmw(HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY_SET in sparx5_init_coreclock()
507 spx5_rmw(ANA_AC_POL_POL_UPD_INT_CFG_POL_UPD_INT_SET(pol_upd_int), in sparx5_init_coreclock()
549 spx5_rmw(GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL, in sparx5_board_init()
580 spx5_rmw(QFWD_SWITCH_PORT_MODE_PORT_ENA_SET(1), in sparx5_start()
[all …]
A Dsparx5_packet.c250 spx5_rmw(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR_SET(1), in sparx5_injection_timeout()
282 spx5_rmw(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR_SET(1), in sparx5_manual_injection_mode()
288 spx5_rmw(DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM_SET(0), in sparx5_manual_injection_mode()
295 spx5_rmw(DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS_SET(0), in sparx5_manual_injection_mode()
A Dsparx5_calendar.c211 spx5_rmw(QSYS_CAL_CTRL_CAL_MODE_SET(10), in sparx5_config_auto_calendar()
222 spx5_rmw(QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE_SET(671), /* 672->671 */ in sparx5_config_auto_calendar()
234 spx5_rmw(QSYS_CAL_CTRL_CAL_MODE_SET(8), in sparx5_config_auto_calendar()
543 spx5_rmw(DSM_TAXI_CAL_CFG_CAL_IDX_SET(idx), in sparx5_dsm_calendar_update()
547 spx5_rmw(DSM_TAXI_CAL_CFG_CAL_PGM_VAL_SET(data->schedule[idx]), in sparx5_dsm_calendar_update()
A Dsparx5_mactable.c479 spx5_rmw(LRN_AUTOAGE_CFG_UNIT_SIZE_SET(2) | /* 10 ms */ in sparx5_set_ageing()
A Dsparx5_main.h401 static inline void spx5_rmw(u32 val, u32 mask, struct sparx5 *sparx5, in spx5_rmw() function
A Dsparx5_ethtool.c1163 spx5_rmw(ANA_AC_PORT_SGE_CFG_MASK_SET(0xf0f0), in sparx5_config_stats()
1177 spx5_rmw(ANA_AC_PORT_STAT_CFG_CFG_CNT_FRM_TYPE_SET(1) | in sparx5_config_port_stats()

Completed in 17 milliseconds