Searched refs:timer_clk (Results 1 – 14 of 14) sorted by relevance
| /linux/drivers/clocksource/ |
| A D | mxs_timer.c | 162 static int __init mxs_clockevent_init(struct clk *timer_clk) in mxs_clockevent_init() argument
168 clk_get_rate(timer_clk), in mxs_clockevent_init()
188 static int __init mxs_clocksource_init(struct clk *timer_clk) in mxs_clocksource_init() argument
190 unsigned int c = clk_get_rate(timer_clk); in mxs_clocksource_init()
205 struct clk *timer_clk; in mxs_timer_init() local
211 timer_clk = of_clk_get(np, 0); in mxs_timer_init()
212 if (IS_ERR(timer_clk)) { in mxs_timer_init()
214 return PTR_ERR(timer_clk); in mxs_timer_init()
217 ret = clk_prepare_enable(timer_clk); in mxs_timer_init()
257 ret = mxs_clocksource_init(timer_clk); in mxs_timer_init()
[all …]
|
| A D | dw_apb_timer_of.c | 20 struct clk *timer_clk; in timer_get_base_and_rate() local
54 timer_clk = of_clk_get_by_name(np, "timer"); in timer_get_base_and_rate()
55 if (IS_ERR(timer_clk)) { in timer_get_base_and_rate()
56 ret = PTR_ERR(timer_clk); in timer_get_base_and_rate()
60 ret = clk_prepare_enable(timer_clk); in timer_get_base_and_rate()
64 *rate = clk_get_rate(timer_clk); in timer_get_base_and_rate()
73 clk_disable_unprepare(timer_clk); in timer_get_base_and_rate()
75 clk_put(timer_clk); in timer_get_base_and_rate()
|
| A D | timer-armada-370-xp.c | 80 static unsigned int timer_clk; variable
197 clockevents_config_and_register(evt, timer_clk, 1, 0xfffffffe); in armada_370_xp_timer_starting_cpu()
276 ticks_per_jiffy = (timer_clk + HZ / 2) / HZ; in armada_370_xp_timer_common_init()
289 armada_370_delay_timer.freq = timer_clk; in armada_370_xp_timer_common_init()
295 sched_clock_register(armada_370_xp_read_sched_clock, 32, timer_clk); in armada_370_xp_timer_common_init()
299 timer_clk, 300, 32, clocksource_mmio_readl_down); in armada_370_xp_timer_common_init()
350 timer_clk = clk_get_rate(clk); in armada_xp_timer_init()
367 timer_clk = clk_get_rate(clk); in armada_375_timer_init()
386 timer_clk = clk_get_rate(clk) / TIMER_DIVIDER; in armada_375_timer_init()
410 timer_clk = clk_get_rate(clk) / TIMER_DIVIDER; in armada_370_timer_init()
|
| A D | timer-rockchip.c | 130 struct clk *timer_clk; in rk_timer_probe() local
160 timer_clk = of_clk_get_by_name(np, "timer"); in rk_timer_probe()
161 if (IS_ERR(timer_clk)) { in rk_timer_probe()
162 ret = PTR_ERR(timer_clk); in rk_timer_probe()
167 ret = clk_prepare_enable(timer_clk); in rk_timer_probe()
172 timer->clk = timer_clk; in rk_timer_probe()
174 timer->freq = clk_get_rate(timer_clk); in rk_timer_probe()
189 clk_disable_unprepare(timer_clk); in rk_timer_probe()
|
| /linux/arch/arm/boot/dts/ |
| A D | nspire.dtsi | 28 timer_clk: timer_clk { label
148 clocks = <&timer_clk>, <&timer_clk>,
149 <&timer_clk>;
157 clocks = <&timer_clk>, <&timer_clk>,
158 <&timer_clk>;
|
| /linux/Documentation/devicetree/bindings/timer/ |
| A D | lsi,zevio-timer.txt | 24 clocks = <&timer_clk>;
32 clocks = <&timer_clk>;
|
| A D | snps,dw-apb-timer.yaml | 66 clocks = <&timer_clk>, <&timer_pclk>;
74 clocks = <&timer_clk>;
|
| /linux/Documentation/devicetree/bindings/dma/ |
| A D | st,stm32-dmamux.yaml | 50 clocks = <&timer_clk>;
|
| A D | st,stm32-mdma.yaml | 98 clocks = <&timer_clk>;
|
| /linux/drivers/clk/actions/ |
| A D | owl-s500.c | 193 static OWL_GATE(timer_clk, "timer_clk", "hosc", CMU_DEVCLKEN1, 27, 0, 0);
418 &timer_clk.common,
478 [CLK_TIMER] = &timer_clk.common.hw,
|
| A D | owl-s900.c | 218 static OWL_GATE(timer_clk, "timer_clk", "hosc", CMU_DEVCLKEN1, 27, 0, 0);
526 &timer_clk.common,
619 [CLK_TIMER] = &timer_clk.common.hw,
|
| /linux/Documentation/devicetree/bindings/mfd/ |
| A D | st,stm32-lptimer.yaml | 116 clocks = <&timer_clk>;
|
| /linux/ |
| A D | System.map | 138147 ffff800011f041a8 d timer_clk
138555 ffff800011f0a7c8 d timer_clk
|
| A D | .tmp_System.map | 138147 ffff800011f041a8 d timer_clk
138555 ffff800011f0a7c8 d timer_clk
|
Completed in 336 milliseconds