Home
last modified time | relevance | path

Searched refs:vgpu_vreg (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/i915/gvt/
A Dedid.c141 memcpy(&vgpu_vreg(vgpu, offset), p_data, bytes); in gmbus0_mmio_write()
184 vgpu_vreg(vgpu, offset) &= ~GMBUS_SW_CLR_INT; in gmbus1_mmio_write()
237 if (gmbus1_bus_cycle(vgpu_vreg(vgpu, offset)) in gmbus1_mmio_write()
271 vgpu_vreg(vgpu, offset) = wvalue; in gmbus1_mmio_write()
341 u32 value = vgpu_vreg(vgpu, offset); in gmbus2_mmio_read()
343 if (!(vgpu_vreg(vgpu, offset) & GMBUS_INUSE)) in gmbus2_mmio_read()
344 vgpu_vreg(vgpu, offset) |= GMBUS_INUSE; in gmbus2_mmio_read()
355 vgpu_vreg(vgpu, offset) &= ~GMBUS_INUSE; in gmbus2_mmio_write()
491 vgpu_vreg(vgpu, offset) = value; in intel_gvt_i2c_handle_aux_ch_write()
497 msg = vgpu_vreg(vgpu, offset + 4); in intel_gvt_i2c_handle_aux_ch_write()
[all …]
A Dinterrupt.c183 (vgpu_vreg(vgpu, reg) ^ imr)); in intel_vgpu_reg_imr_handler()
185 vgpu_vreg(vgpu, reg) = imr; in intel_vgpu_reg_imr_handler()
224 vgpu_vreg(vgpu, reg) |= ier; in intel_vgpu_reg_master_irq_handler()
254 (vgpu_vreg(vgpu, reg) ^ ier)); in intel_vgpu_reg_ier_handler()
256 vgpu_vreg(vgpu, reg) = ier; in intel_vgpu_reg_ier_handler()
297 vgpu_vreg(vgpu, reg) &= ~iir; in intel_vgpu_reg_iir_handler()
331 u32 val = vgpu_vreg(vgpu, in update_upstream_irq()
333 & vgpu_vreg(vgpu, in update_upstream_irq()
363 vgpu_vreg(vgpu, isr) &= ~clear_bits; in update_upstream_irq()
364 vgpu_vreg(vgpu, isr) |= set_bits; in update_upstream_irq()
[all …]
A Dhandlers.c286 old = vgpu_vreg(vgpu, offset); in mul_force_wake_write()
309 vgpu_vreg(vgpu, offset) = new; in mul_force_wake_write()
358 vgpu_vreg(vgpu, offset) = 0; in gdrst_mmio_write()
1310 vgpu_vreg(vgpu, offset + in dp_aux_ch_ctl_mmio_write()
1580 vgpu_vreg(vgpu, offset) |= in power_well_ctl_mmio_write()
1583 vgpu_vreg(vgpu, offset) &= in power_well_ctl_mmio_write()
1671 vgpu_vreg(vgpu, offset) = v; in dpll_status_read()
1789 vgpu_vreg(vgpu, offset) = v; in skl_lcpll_write()
1802 vgpu_vreg(vgpu, offset) = v; in bxt_de_pll_enable_write()
1815 vgpu_vreg(vgpu, offset) = v; in bxt_port_pll_enable_write()
[all …]
A Dexeclist.c98 status.ldw = vgpu_vreg(vgpu, status_reg); in emulate_execlist_status()
99 status.udw = vgpu_vreg(vgpu, status_reg + 4); in emulate_execlist_status()
117 vgpu_vreg(vgpu, status_reg) = status.ldw; in emulate_execlist_status()
118 vgpu_vreg(vgpu, status_reg + 4) = status.udw; in emulate_execlist_status()
139 ctx_status_ptr.dw = vgpu_vreg(vgpu, ctx_status_ptr_reg); in emulate_csb_update()
152 vgpu_vreg(vgpu, offset) = status->ldw; in emulate_csb_update()
153 vgpu_vreg(vgpu, offset + 4) = status->udw; in emulate_csb_update()
156 vgpu_vreg(vgpu, ctx_status_ptr_reg) = ctx_status_ptr.dw; in emulate_csb_update()
262 status.ldw = vgpu_vreg(vgpu, status_reg); in get_next_execlist_slot()
263 status.udw = vgpu_vreg(vgpu, status_reg + 4); in get_next_execlist_slot()
[all …]
A Ddebugfs.c66 vreg = vgpu_vreg(param->vgpu, offset); in mmio_diff_handler()
A Ddisplay.c40 u32 data = vgpu_vreg(vgpu, _TRANS_DDI_FUNC_CTL_EDP); in get_edp_pipe()
65 if (!(vgpu_vreg(vgpu, _TRANS_DDI_FUNC_CTL_EDP) & TRANS_DDI_FUNC_ENABLE)) in edp_pipe_is_enabled()
A Dscheduler.c272 vgpu_vreg(vgpu, i915_mmio_reg_offset(reg)) = in save_ring_hw_state()
276 vgpu_vreg(vgpu, i915_mmio_reg_offset(reg)) = in save_ring_hw_state()
280 vgpu_vreg(vgpu, i915_mmio_reg_offset(reg)) = in save_ring_hw_state()
A Dgvt.h453 #define vgpu_vreg(vgpu, offset) \ macro
A Dcmd_parser.c950 vreg = &vgpu_vreg(s->vgpu, offset); in cmd_reg_handler()
1022 vgpu_vreg(vgpu, offset) = data; in cmd_reg_handler()

Completed in 29 milliseconds