Home
last modified time | relevance | path

Searched refs:write_gicreg (Results 1 – 4 of 4) sorted by relevance

/linux/arch/arm64/kvm/hyp/
A Dvgic-v3-sr.c65 write_gicreg(val, ICH_LR0_EL2); in __gic_v3_set_lr()
68 write_gicreg(val, ICH_LR1_EL2); in __gic_v3_set_lr()
71 write_gicreg(val, ICH_LR2_EL2); in __gic_v3_set_lr()
74 write_gicreg(val, ICH_LR3_EL2); in __gic_v3_set_lr()
77 write_gicreg(val, ICH_LR4_EL2); in __gic_v3_set_lr()
80 write_gicreg(val, ICH_LR5_EL2); in __gic_v3_set_lr()
83 write_gicreg(val, ICH_LR6_EL2); in __gic_v3_set_lr()
86 write_gicreg(val, ICH_LR7_EL2); in __gic_v3_set_lr()
89 write_gicreg(val, ICH_LR8_EL2); in __gic_v3_set_lr()
92 write_gicreg(val, ICH_LR9_EL2); in __gic_v3_set_lr()
[all …]
/linux/drivers/irqchip/
A Dirq-gic-v3.c987 write_gicreg(DEFAULT_PMR_VALUE, ICC_PMR_EL1); in gic_cpu_sys_reg_init()
1025 write_gicreg(0, ICC_AP0R3_EL1); in gic_cpu_sys_reg_init()
1026 write_gicreg(0, ICC_AP0R2_EL1); in gic_cpu_sys_reg_init()
1029 write_gicreg(0, ICC_AP0R1_EL1); in gic_cpu_sys_reg_init()
1033 write_gicreg(0, ICC_AP0R0_EL1); in gic_cpu_sys_reg_init()
1042 write_gicreg(0, ICC_AP1R3_EL1); in gic_cpu_sys_reg_init()
1043 write_gicreg(0, ICC_AP1R2_EL1); in gic_cpu_sys_reg_init()
1046 write_gicreg(0, ICC_AP1R1_EL1); in gic_cpu_sys_reg_init()
1050 write_gicreg(0, ICC_AP1R0_EL1); in gic_cpu_sys_reg_init()
/linux/arch/arm64/include/asm/
A Darch_gicv3.h20 #define write_gicreg(v, r) write_sysreg_s(v, SYS_ ## r) macro
/linux/arch/arm/include/asm/
A Darch_gicv3.h62 #define write_gicreg(v, r) write_##r(v) in CPUIF_MAP() macro

Completed in 11 milliseconds