Searched refs:core_idx (Results 1 – 6 of 6) sorted by relevance
| /optee_os/core/arch/arm/plat-sunxi/ |
| A D | psci.c | 69 int psci_cpu_on(uint32_t core_idx, uint32_t entry, in psci_cpu_on() argument
83 if ((core_idx == 0) || (core_idx >= CFG_TEE_CORE_NB_CORE)) in psci_cpu_on()
87 boot_set_core_ns_entry(core_idx, entry, context_id); in psci_cpu_on()
92 DMSG("set entry address for CPU %d", core_idx); in psci_cpu_on()
96 DMSG("assert reset on target CPU %d", core_idx); in psci_cpu_on()
100 DMSG("invalidate L1 cache for CPU %d", core_idx); in psci_cpu_on()
104 DMSG("lock CPU %d", core_idx); in psci_cpu_on()
108 DMSG("release clamp for CPU %d", core_idx); in psci_cpu_on()
117 DMSG("clear power gating for CPU %d", core_idx); in psci_cpu_on()
122 DMSG("de-assert reset on target CPU %d", core_idx); in psci_cpu_on()
[all …]
|
| /optee_os/core/arch/arm/plat-rockchip/ |
| A D | psci_rk322x.c | 248 int psci_cpu_on(uint32_t core_idx, uint32_t entry, in psci_cpu_on() argument
255 core_idx &= MPIDR_CPU_MASK; in psci_cpu_on()
256 if ((core_idx == 0) || (core_idx >= CFG_TEE_CORE_NB_CORE)) in psci_cpu_on()
259 DMSG("core_id: %" PRIu32, core_idx); in psci_cpu_on()
262 boot_set_core_ns_entry(core_idx, entry, context_id); in psci_cpu_on()
265 if (!core_held_in_reset(core_idx)) { in psci_cpu_on()
266 wfei = wait_core_wfe_i(core_idx); in psci_cpu_on()
269 core_idx); in psci_cpu_on()
285 wfei = wait_core_wfe_i(core_idx); in psci_cpu_on()
323 uint32_t core_idx = affinity & MPIDR_CPU_MASK; in psci_affinity_info() local
[all …]
|
| /optee_os/core/arch/arm/plat-imx/pm/ |
| A D | psci.c | 55 int psci_cpu_on(uint32_t core_idx, uint32_t entry, in psci_cpu_on() argument
64 if ((core_idx == 0) || (core_idx >= CFG_TEE_CORE_NB_CORE)) in psci_cpu_on()
68 boot_set_core_ns_entry(core_idx, entry, context_id); in psci_cpu_on()
73 io_write32(va + SRC_GPR1_MX7 + core_idx * 8, val); in psci_cpu_on()
80 (core_idx - 1)); in psci_cpu_on()
84 io_write32(va + SRC_GPR1 + core_idx * 8, val); in psci_cpu_on()
88 val |= BIT32(SRC_SCR_CORE1_ENABLE_OFFSET + (core_idx - 1)); in psci_cpu_on()
89 val |= BIT32(SRC_SCR_CORE1_RST_OFFSET + (core_idx - 1)); in psci_cpu_on()
92 imx_set_src_gpr(core_idx, 0); in psci_cpu_on()
|
| /optee_os/core/arch/arm/include/kernel/ |
| A D | boot.h | 72 void boot_set_core_ns_entry(size_t core_idx, uintptr_t entry,
75 int boot_core_release(size_t core_idx, paddr_t entry);
|
| /optee_os/core/arch/arm/plat-hisilicon/ |
| A D | psci.c | 62 int psci_cpu_on(uint32_t core_idx, uint32_t entry, in psci_cpu_on() argument
66 size_t pos = get_core_pos_mpidr(core_idx); in psci_cpu_on()
|
| /optee_os/core/arch/arm/kernel/ |
| A D | boot.c | 1363 void boot_set_core_ns_entry(size_t core_idx, uintptr_t entry, in boot_set_core_ns_entry() argument
1366 ns_entry_contexts[core_idx].entry_point = entry; in boot_set_core_ns_entry()
1367 ns_entry_contexts[core_idx].context_id = context_id; in boot_set_core_ns_entry()
1371 int boot_core_release(size_t core_idx, paddr_t entry) in boot_core_release() argument
1373 if (!core_idx || core_idx >= CFG_TEE_CORE_NB_CORE) in boot_core_release()
1376 ns_entry_contexts[core_idx].entry_point = entry; in boot_core_release()
1378 spin_table[core_idx] = 1; in boot_core_release()
|
Completed in 9 milliseconds