/trusted-firmware-a/lib/debugfs/ |
A D | debugfs_smc.c | 64 u_register_t arg2, in debugfs_smc_handler() argument 87 arg2 &= 0xffffffff; in debugfs_smc_handler() 105 ret = mmap_add_dynamic_region(arg2, in debugfs_smc_handler() 133 ret = open(parms.open.fname, arg2); in debugfs_smc_handler() 141 ret = close(arg2); in debugfs_smc_handler() 149 ret = read(arg2, DEBUGFS_SHARED_BUF_VIRT, arg3); in debugfs_smc_handler() 157 ret = seek(arg2, arg3, arg4); in debugfs_smc_handler()
|
/trusted-firmware-a/bl32/tsp/ |
A D | tsp_private.h | 68 uint64_t arg2, 76 uint64_t arg2, 85 uint64_t arg2, 116 uint64_t arg2, 125 uint64_t arg2, 134 uint64_t arg2, 143 uint64_t arg2,
|
A D | tsp_main.c | 50 uint64_t arg2, in set_smc_args() argument 68 write_sp_arg(pcpu_smc_args, TSP_ARG2, arg2); in set_smc_args() 172 uint64_t arg2, in tsp_cpu_off_main() argument 215 uint64_t arg2, in tsp_cpu_suspend_main() argument 257 uint64_t arg2, in tsp_cpu_resume_main() argument 295 uint64_t arg2, in tsp_system_off_main() argument 327 uint64_t arg2, in tsp_system_reset_main() argument 361 uint64_t arg2, in tsp_smc_handler() argument 391 results[1] = arg2; in tsp_smc_handler() 445 uint64_t arg2, in tsp_abort_smc_handler() argument
|
/trusted-firmware-a/bl2/ |
A D | bl2_main.c | 33 void bl2_el3_setup(u_register_t arg0, u_register_t arg1, u_register_t arg2, in bl2_el3_setup() argument 37 bl2_el3_early_platform_setup(arg0, arg1, arg2, arg3); in bl2_el3_setup() 54 void bl2_setup(u_register_t arg0, u_register_t arg1, u_register_t arg2, in bl2_setup() argument 58 bl2_early_platform_setup2(arg0, arg1, arg2, arg3); in bl2_setup()
|
/trusted-firmware-a/plat/arm/board/fvp/sp_min/ |
A D | fvp_sp_min_setup.c | 19 u_register_t arg2, u_register_t arg3) in plat_arm_sp_min_early_platform_setup() argument 21 arm_sp_min_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); in plat_arm_sp_min_early_platform_setup() 41 hw_config_dtb = arg2; in plat_arm_sp_min_early_platform_setup()
|
/trusted-firmware-a/plat/arm/common/sp_min/ |
A D | arm_sp_min_setup.c | 98 bl33_image_ep_info.args.arg2 = (u_register_t)ARM_PRELOADED_DTB_BASE; in arm_sp_min_early_platform_setup() 137 u_register_t arg2, u_register_t arg3) in plat_arm_sp_min_early_platform_setup() argument 139 arm_sp_min_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); in plat_arm_sp_min_early_platform_setup() 159 u_register_t arg2, u_register_t arg3) in sp_min_early_platform_setup2() argument 161 plat_arm_sp_min_early_platform_setup(arg0, arg1, arg2, arg3); in sp_min_early_platform_setup2()
|
/trusted-firmware-a/plat/arm/css/sgm/ |
A D | sgm_bl31_setup.c | 29 u_register_t arg2, u_register_t arg3) in bl31_early_platform_setup2() argument 42 bl_params->ep_info->args.arg2 = plat_version; in bl31_early_platform_setup2() 49 arm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); in bl31_early_platform_setup2()
|
/trusted-firmware-a/plat/xilinx/zynqmp/pm_service/ |
A D | pm_api_ioctl.c | 617 unsigned int arg2, in pm_api_ioctl() argument 636 ret = pm_ioctl_set_tapdelay_bypass(arg1, arg2); in pm_api_ioctl() 645 ret = pm_ioctl_sd_set_tapdelay(nid, arg1, arg2); in pm_api_ioctl() 648 ret = pm_ioctl_set_pll_frac_mode(arg1, arg2); in pm_api_ioctl() 654 ret = pm_ioctl_set_pll_frac_data(arg1, arg2); in pm_api_ioctl() 660 ret = pm_ioctl_write_ggs(arg1, arg2); in pm_api_ioctl() 666 ret = pm_ioctl_write_pggs(arg1, arg2); in pm_api_ioctl() 678 ret = pm_ioctl_afi(arg1, arg2); in pm_api_ioctl() 682 ret = pm_feature_config(ioctl_id, arg1, arg2, value); in pm_api_ioctl()
|
A D | pm_api_sys.c | 48 #define PM_PACK_PAYLOAD3(pl, arg0, arg1, arg2) { \ argument 49 pl[2] = (uint32_t)(arg2); \ 53 #define PM_PACK_PAYLOAD4(pl, arg0, arg1, arg2, arg3) { \ argument 55 PM_PACK_PAYLOAD3(pl, arg0, arg1, arg2); \ 58 #define PM_PACK_PAYLOAD5(pl, arg0, arg1, arg2, arg3, arg4) { \ argument 60 PM_PACK_PAYLOAD4(pl, arg0, arg1, arg2, arg3); \ 65 PM_PACK_PAYLOAD5(pl, arg0, arg1, arg2, arg3, arg4); \ 774 unsigned int arg2, in pm_ioctl() argument 777 return pm_api_ioctl(nid, ioctl_id, arg1, arg2, value); in pm_ioctl() 1354 data[0] = pm_pinctrl_get_function_groups(arg1, arg2, in pm_query_data() [all …]
|
/trusted-firmware-a/plat/arm/board/corstone700/sp_min/ |
A D | corstone700_sp_min_setup.c | 10 u_register_t arg2, u_register_t arg3) in plat_arm_sp_min_early_platform_setup() argument 12 arm_sp_min_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); in plat_arm_sp_min_early_platform_setup()
|
/trusted-firmware-a/plat/arm/board/fvp_ve/sp_min/ |
A D | fvp_ve_sp_min_setup.c | 12 u_register_t arg2, u_register_t arg3) in plat_arm_sp_min_early_platform_setup() argument 14 arm_sp_min_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); in plat_arm_sp_min_early_platform_setup()
|
/trusted-firmware-a/plat/arm/board/a5ds/sp_min/ |
A D | a5ds_sp_min_setup.c | 12 u_register_t arg2, u_register_t arg3) in plat_arm_sp_min_early_platform_setup() argument 14 arm_sp_min_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); in plat_arm_sp_min_early_platform_setup()
|
/trusted-firmware-a/include/bl2/ |
A D | bl2.h | 12 void bl2_setup(u_register_t arg0, u_register_t arg1, u_register_t arg2, 14 void bl2_el3_setup(u_register_t arg0, u_register_t arg1, u_register_t arg2,
|
/trusted-firmware-a/plat/imx/imx7/common/ |
A D | imx7_bl2_el3_common.c | 90 bl_mem_params->ep_info.args.arg2 = in bl2_plat_handle_post_image_load() 93 bl_mem_params->ep_info.args.arg2 = 0; in bl2_plat_handle_post_image_load() 150 void bl2_el3_early_platform_setup(u_register_t arg1, u_register_t arg2, in bl2_el3_early_platform_setup() argument 166 imx7_platform_setup(arg1, arg2, arg3, arg4); in bl2_el3_early_platform_setup()
|
/trusted-firmware-a/plat/st/stm32mp1/sp_min/ |
A D | sp_min_setup.c | 116 u_register_t arg2, u_register_t arg3) in sp_min_early_platform_setup2() argument 153 if (arg2 != 0U) { in sp_min_early_platform_setup2() 156 bl33_image_ep_info.args.arg2 = arg2; in sp_min_early_platform_setup2()
|
/trusted-firmware-a/drivers/arm/css/scmi/ |
A D | scmi_private.h | 100 #define SCMI_PAYLOAD_ARG2(payld_arr, arg1, arg2) do { \ argument 102 mmio_write_32((uintptr_t)&payld_arr[1], arg2); \ 105 #define SCMI_PAYLOAD_ARG3(payld_arr, arg1, arg2, arg3) do { \ argument 106 SCMI_PAYLOAD_ARG2(payld_arr, arg1, arg2); \
|
/trusted-firmware-a/plat/mediatek/mt8192/drivers/dfd/ |
A D | plat_dfd.c | 113 uint64_t arg2, uint64_t arg3) in dfd_smc_dispatcher() argument 119 dfd_setup(arg1, arg2, arg3); in dfd_smc_dispatcher() 130 sync_writel(MISC1_CFG_BASE + arg1, arg2); in dfd_smc_dispatcher()
|
/trusted-firmware-a/plat/xilinx/versal/pm_service/ |
A D | pm_api_sys.c | 53 #define PM_PACK_PAYLOAD3(pl, mid, flag, arg0, arg1, arg2) { \ argument 54 pl[2] = (uint32_t)(arg2); \ 58 #define PM_PACK_PAYLOAD4(pl, mid, flag, arg0, arg1, arg2, arg3) { \ argument 60 PM_PACK_PAYLOAD3(pl, mid, flag, arg0, arg1, arg2); \ 65 PM_PACK_PAYLOAD4(pl, mid, flag, arg0, arg1, arg2, arg3); \ 70 PM_PACK_PAYLOAD5(pl, mid, flag, arg0, arg1, arg2, arg3, arg4); \ 829 arg1, arg2, arg3); in pm_query_data() 863 uint32_t arg1, uint32_t arg2, uint32_t *value, in pm_api_ioctl() argument 871 return pm_pll_set_mode(arg1, arg2, flag); in pm_api_ioctl() 875 return pm_pll_set_param(arg1, PM_PLL_PARAM_DATA, arg2, flag); in pm_api_ioctl() [all …]
|
/trusted-firmware-a/plat/arm/board/juno/ |
A D | juno_bl31_setup.c | 16 u_register_t arg1, u_register_t arg2, u_register_t arg3) in bl31_early_platform_setup2() argument 30 arm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); in bl31_early_platform_setup2()
|
/trusted-firmware-a/plat/brcm/common/ |
A D | brcm_bl31_setup.c | 135 bl33_image_ep_info.args.arg2 = 0U; in brcm_bl31_early_platform_setup() 183 bl33_image_ep_info.args.arg2 = 0ULL; in brcm_bl31_early_platform_setup() 189 u_register_t arg2, u_register_t arg3) in bl31_early_platform_setup2() argument 195 brcm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); in bl31_early_platform_setup2()
|
/trusted-firmware-a/plat/mediatek/mt8195/drivers/dfd/ |
A D | plat_dfd.c | 129 uint64_t arg2, uint64_t arg3) in dfd_smc_dispatcher() argument 136 dfd_setup(arg1, arg2, arg3); in dfd_smc_dispatcher() 147 sync_writel(MISC1_CFG_BASE + arg1, arg2); in dfd_smc_dispatcher()
|
/trusted-firmware-a/plat/arm/board/tc/ |
A D | tc_bl31_setup.c | 44 u_register_t arg2, u_register_t arg3) in bl31_early_platform_setup2() argument 46 arm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); in bl31_early_platform_setup2()
|
/trusted-firmware-a/plat/rpi/rpi3/ |
A D | rpi3_bl31_setup.c | 71 u_register_t arg2, u_register_t arg3) in bl31_early_platform_setup2() argument 124 bl33_image_ep_info.args.arg2 = (u_register_t) RPI3_PRELOADED_DTB_BASE; in bl31_early_platform_setup2() 135 bl33_image_ep_info.args.arg2 = 0ULL; in bl31_early_platform_setup2()
|
/trusted-firmware-a/plat/arm/board/fvp/ |
A D | fvp_bl31_setup.c | 21 u_register_t arg1, u_register_t arg2, u_register_t arg3) in bl31_early_platform_setup2() argument 36 arm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3); in bl31_early_platform_setup2()
|
/trusted-firmware-a/plat/rockchip/rk3399/ |
A D | plat_sip_calls.c | 31 uint64_t id, uint64_t arg2) in ddr_smc_handler() argument 41 dram_set_odt_pd(arg0, arg1, arg2); in ddr_smc_handler()
|