Home
last modified time | relevance | path

Searched refs:ddr_data (Results 1 – 3 of 3) sorted by relevance

/trusted-firmware-a/plat/rockchip/px30/drivers/pmu/
A Dpmu.c184 SAVE_QOS(ddr_data.cpu_qos, CPU); in qos_save()
549 ddr_data.cru_clk_gate[i] = in clk_gate_suspend()
556 ddr_data.cru_pmu_clk_gate[i] = in clk_gate_suspend()
580 ddr_data.pmu_cru_clksel_con0 = in pvtm_32k_config()
583 ddr_data.pgrf_pvtm_con[0] = in pvtm_32k_config()
585 ddr_data.pgrf_pvtm_con[1] = in pvtm_32k_config()
667 ddr_data.pmugrf_soc_con0 = in ddr_sleep_config()
708 ddr_data.pmu_pwrmd_core_l = in pmu_sleep_config()
710 ddr_data.pmu_pwrmd_core_h = in pmu_sleep_config()
712 ddr_data.pmu_pwrmd_cmm_l = in pmu_sleep_config()
[all …]
/trusted-firmware-a/plat/rockchip/rk3328/drivers/pmu/
A Dpmu.c28 static struct rk3328_sleep_ddr_data ddr_data; variable
254 ddr_data.clk_ungt_save[i] = in clks_gating_suspend()
267 ddr_data.clk_ungt_save[i] | 0xffff0000); in clks_gating_resume()
349 ddr_data.cru_plls_con_save[pll_id][i] = in pll_suspend()
363 if (PLL_IS_NORM_MODE(ddr_data.cru_mode_save, pll_id)) in pll_resume()
412 ddr_data.clk_sel38 | in pm_plls_resume()
418 ddr_data.clk_sel18 | BITS_WMSK(0x3, 8)); in pm_plls_resume()
422 ddr_data.clk_sel24 | BITS_WMSK(0x7f, 8)); in pm_plls_resume()
426 ddr_data.clk_sel20 | BITS_WMSK(0x1f, 0)); in pm_plls_resume()
430 ddr_data.clk_sel1 | BITS_WMSK(0xf, 0)); in pm_plls_resume()
[all …]
/trusted-firmware-a/plat/rockchip/common/pmusram/
A Dcpus_on_fixed_addr.h34 uint64_t ddr_data; member
44 CASSERT(__builtin_offsetof(struct psram_data_t, ddr_data) == PSRAM_DT_DDR_DATA,

Completed in 16 milliseconds