Searched refs:highest (Results 1 – 25 of 29) sorted by relevance
12
| /trusted-firmware-a/drivers/nxp/ddr/nxp-ddr/ |
| A D | ddrc.c | 63 uint32_t map, shift, highest; in bist() local
77 highest = (dec_9 >> 26U) == U(0x3F) ? 0U : dec_9 >> 26U; in bist()
85 if (map > highest && map != U(0x3F)) { in bist()
86 highest = map; in bist()
91 pos, highest); in bist()
|
| /trusted-firmware-a/docs/design/ |
| A D | alt-boot-flows.rst | 8 the highest exception level is required. It allows full, direct access to the
|
| A D | psci-pd-tree.rst | 58 highest power level implemented in the platform. This caters for platforms
60 the FVP has two cluster power domains at the highest level (1).
|
| A D | firmware-design.rst | 620 at the highest available Exception Level (EL2 if available, otherwise EL1).
1426 request, determines the highest power level at which to execute power down
1432 registered for highest level is invoked.
|
| A D | interrupt-framework-design.rst | 319 the interrupt id of the highest pending interrupt only if there is a foolproof
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/design/ |
| A D | alt-boot-flows.rst.txt | 8 the highest exception level is required. It allows full, direct access to the
|
| A D | psci-pd-tree.rst.txt | 58 highest power level implemented in the platform. This caters for platforms
60 the FVP has two cluster power domains at the highest level (1).
|
| A D | firmware-design.rst.txt | 620 at the highest available Exception Level (EL2 if available, otherwise EL1).
1426 request, determines the highest power level at which to execute power down
1432 registered for highest level is invoked.
|
| A D | interrupt-framework-design.rst.txt | 319 the interrupt id of the highest pending interrupt only if there is a foolproof
|
| /trusted-firmware-a/docs/plat/nxp/ |
| A D | nxp-layerscape.rst | 12 The LX2160A multicore processor, the highest-performance member of the
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/plat/nxp/ |
| A D | nxp-layerscape.rst.txt | 12 The LX2160A multicore processor, the highest-performance member of the
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/components/ |
| A D | ras.rst.txt | 230 Platforms would typically want to allocate the highest secure priority for
|
| A D | sdei.rst.txt | 197 highest Non-secure EL implemented on the system. This means that the dispatcher
|
| A D | secure-partition-manager-mm.rst.txt | 29 Management services are typically implemented at the highest level of privilege
|
| /trusted-firmware-a/docs/components/ |
| A D | ras.rst | 230 Platforms would typically want to allocate the highest secure priority for
|
| A D | sdei.rst | 197 highest Non-secure EL implemented on the system. This means that the dispatcher
|
| A D | secure-partition-manager-mm.rst | 29 Management services are typically implemented at the highest level of privilege
|
| /trusted-firmware-a/docs/getting_started/ |
| A D | psci-lib-integration-guide.rst | 9 at the highest secure privileged mode, which is EL3 in AArch64 or Secure SVC/
496 (first parameter) denotes the highest power domain level being powered down
|
| A D | porting-guide.rst | 146 to know the highest power domain level that it should consider for power
2700 This API returns the type of the highest priority pending interrupt at the
2733 This API returns the id of the highest priority pending interrupt at the
2776 the highest pending interrupt has begun. It should return the raw, unmodified
2782 Acknowledge Register* (``GICC_IAR``). This changes the state of the highest
2790 group 1*. The read changes the state of the highest pending interrupt from
|
| A D | build-options.rst | 26 zero at all but the highest implemented exception level. Reads from the
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/getting_started/ |
| A D | psci-lib-integration-guide.rst.txt | 9 at the highest secure privileged mode, which is EL3 in AArch64 or Secure SVC/
496 (first parameter) denotes the highest power domain level being powered down
|
| A D | porting-guide.rst.txt | 146 to know the highest power domain level that it should consider for power
2700 This API returns the type of the highest priority pending interrupt at the
2733 This API returns the id of the highest priority pending interrupt at the
2776 the highest pending interrupt has begun. It should return the raw, unmodified
2782 Acknowledge Register* (``GICC_IAR``). This changes the state of the highest
2790 group 1*. The read changes the state of the highest pending interrupt from
|
| A D | build-options.rst.txt | 26 zero at all but the highest implemented exception level. Reads from the
|
| /trusted-firmware-a/docs/build/TF-A_2.5/_sources/plat/arm/fvp/ |
| A D | index.rst.txt | 401 versions must match. The Foundation FVP defaults to the highest v8.x
|
| /trusted-firmware-a/docs/plat/arm/fvp/ |
| A D | index.rst | 401 versions must match. The Foundation FVP defaults to the highest v8.x
|
Completed in 38 milliseconds
12