DDR_PLL_CONFIG_OUT_DIV_VAL2 (reference) in projects: u-boot

Searched refs:DDR_PLL_CONFIG_OUT_DIV_VAL2 (Results 1 – 1 of 1) sorted by relevance

/u-boot/arch/mips/mach-ath79/qca956x/
A D	clk.c	`168 #define DDR_PLL_CONFIG_OUT_DIV_VAL2 DDR_PLL_CONFIG_OUTDIV_SET(0) macro 293 ddr_pll_set(DDR_PLL_CONFIG_OUTDIV_MASK, DDR_PLL_CONFIG_OUT_DIV_VAL2); in qca956x_pll_init()`

Completed in 3 milliseconds