Home
last modified time | relevance | path

Searched refs:HHI_PCIE_PLL_CNTL1 (Results 1 – 3 of 3) sorted by relevance

/u-boot/arch/arm/include/asm/arch-meson/
A Dclock-axg.h40 #define HHI_PCIE_PLL_CNTL1 0xdC macro
A Dclock-g12a.h32 #define HHI_PCIE_PLL_CNTL1 0x09C macro
/u-boot/drivers/clk/meson/
A Dg12a.c871 regmap_write(priv->map, HHI_PCIE_PLL_CNTL1, 0x00000000); in meson_pcie_pll_set_rate()

Completed in 7 milliseconds