Home
last modified time | relevance | path

Searched refs:SSP_CTRL1_PHASE (Results 1 – 2 of 2) sorted by relevance

/u-boot/arch/arm/include/asm/arch-mxs/
A Dregs-ssp.h263 #define SSP_CTRL1_PHASE (1 << 10) macro
/u-boot/drivers/spi/
A Dmxs_spi.c422 reg |= (priv->mode & SPI_CPHA) ? SSP_CTRL1_PHASE : 0; in mxs_spi_set_mode()

Completed in 6 milliseconds