Home
last modified time | relevance | path

Searched refs:ddr_sdram_interval (Results 1 – 15 of 15) sorted by relevance

/u-boot/board/freescale/corenet_ds/
A Dp4080ds_ddr.c96 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL_800,
128 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL_800,
160 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL_900,
192 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL_900,
224 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL_1000,
256 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL_1000,
288 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL_1200,
320 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL_1200,
/u-boot/board/kontron/sl28/
A Dddr.c42 .ddr_sdram_interval = 0x0c30030c,
/u-boot/board/freescale/p1010rdb/
A Dddr.c35 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL_800,
62 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL_667,
/u-boot/board/freescale/ls1043ardb/
A Dddr.h82 .ddr_sdram_interval = 0x18600618,
/u-boot/drivers/ddr/fsl/
A Dmpc85xx_ddr_gen1.c50 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
A Dmpc86xx_ddr.c61 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen2.c75 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
A Dmpc85xx_ddr_gen3.c138 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
224 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval & 0xffff); in fsl_ddr_set_memctl_regs()
346 out_be32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
A Dfsl_ddr_gen4.c202 regs->ddr_sdram_interval & ~SDRAM_INTERVAL_BSTOPRE); in fsl_ddr_set_memctl_regs()
204 ddr_out32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
546 ddr_out32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
A Darm_ddr_gen3.c106 ddr_out32(&ddr->sdram_interval, regs->ddr_sdram_interval); in fsl_ddr_set_memctl_regs()
A Dctrl_regs.c1340 ddr->ddr_sdram_interval = (0 in set_ddr_sdram_interval()
1344 debug("FSLDDR: ddr_sdram_interval = 0x%08x\n", ddr->ddr_sdram_interval); in set_ddr_sdram_interval()
A Dinteractive.c657 CFG_REGS(ddr_sdram_interval), in print_fsl_memctl_config_regs()
748 CFG_REGS(ddr_sdram_interval), in fsl_ddr_regs_edit()
/u-boot/board/Arcturus/ucp1020/
A Dddr.c100 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL, in fixed_sdram()
/u-boot/board/freescale/p1_p2_rdb_pc/
A Dddr.c229 .ddr_sdram_interval = CONFIG_SYS_DDR_INTERVAL, in fixed_sdram()
/u-boot/include/
A Dfsl_ddr_sdram.h272 unsigned int ddr_sdram_interval; member

Completed in 18 milliseconds